Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

PIC24F04KA201 Datasheet(PDF) 125 Page - Microchip Technology

Part # PIC24F04KA201
Description  14/20-Pin General Purpose, 16-Bit Flash Microcontrollers with nanoWatt XLP??Technology
PDF  224 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC24F04KA201 Datasheet(HTML) 125 Page - Microchip Technology

Back Button PIC24F04KA201 Datasheet HTML 121Page - Microchip Technology PIC24F04KA201 Datasheet HTML 122Page - Microchip Technology PIC24F04KA201 Datasheet HTML 123Page - Microchip Technology PIC24F04KA201 Datasheet HTML 124Page - Microchip Technology PIC24F04KA201 Datasheet HTML 125Page - Microchip Technology PIC24F04KA201 Datasheet HTML 126Page - Microchip Technology PIC24F04KA201 Datasheet HTML 127Page - Microchip Technology PIC24F04KA201 Datasheet HTML 128Page - Microchip Technology PIC24F04KA201 Datasheet HTML 129Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 125 / 224 page
background image
© 2009 Microchip Technology Inc.
Preliminary
DS39937B-page 123
PIC24F04KA201 FAMILY
bit 1-0
PPRE<1:0>:
Primary Prescale bits (Master mode)
11
= Primary prescale 1:1
10
= Primary prescale 4:1
01
= Primary prescale 16:1
00
= Primary prescale 64:1
REGISTER 15-2:
SPI1CON1: SPI1 CONTROL REGISTER 1 (CONTINUED)
Note 1:
The CKE bit is not used in the Framed SPI modes. The user should program this bit to ‘0’ for the Framed
SPI modes (FRMEN = 1).
REGISTER 15-3:
SPI1CON2: SPI1 CONTROL REGISTER 2
R/W-0
R/W-0
R/W-0
U-0
U-0
U-0
U-0
U-0
FRMEN
SPIFSD
SPIFPOL
—
—
—
—
—
bit 15
bit 8
U-0
U-0
U-0
U-0
U-0
U-0
R/W-0
R/W-0
—
—
—
—
—
—
SPIFE
SPIBEN
bit 7
bit 0
Legend:
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
-n = Value at POR
‘1’ = Bit is set
‘0’ = Bit is cleared
x = Bit is unknown
bit 15
FRMEN:
Framed SPI1 Support bit
1
= Framed SPI1 support enabled
0
= Framed SPI1 support disabled
bit 14
SPIFSD:
Frame Sync Pulse Direction Control on SS1 Pin bit
1
= Frame sync pulse input (slave)
0
= Frame sync pulse output (master)
bit 13
SPIFPOL:
Frame Sync Pulse Polarity bit (Frame mode only)
1
= Frame sync pulse is active-high
0
= Frame sync pulse is active-low
bit 12-2
Unimplemented:
Read as ‘0’
bit 1
SPIFE:
Frame Sync Pulse Edge Select bit
1
= Frame sync pulse coincides with first bit clock
0
= Frame sync pulse precedes first bit clock
bit 0
SPIBEN:
Enhanced Buffer Enable bit
1
= Enhanced Buffer enabled
0
= Enhanced Buffer disabled (Legacy mode)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com