ADS58C48IPFPR datasheet(35/70 Pages) TI

35 / 70 page

62.5

67.5

72.5

77.5

82.5

87.5

60 100 140 180 220 260 300 340 380 420 460 500

Gain 0dB

Gain 6dB

Frequency (MHz)

62.5

63.5

64.5

65.5

66.5

60 100 140 180 220 260 300 340 380 420 460 500

Gain 0dB

Gain 6dB

Frequency (MHz)

0.5

1.5

2.5

3.5

4.5

5.5

Fin = 150M

Fin = 170M

Fin = 220M

Fin = 300M

Fin = 400M

Fin = 500M

Gain (dB)

0.5

1.5

2.5

3.5

4.5

5.5

Fin = 150M

Fin = 170M

Fin = 220M

Fin = 300M

Fin = 400M

Fin = 500M

Gain (dB)

ADS58C48

www.ti.com

SLAS689 – MAY 2010

TYPICAL CHARACTERISTICS (continued)

All plots are at 25°C, AVDD = 1.8 V, DRVDD = 1.8 V, maximum rated sampling frequency, sine wave input clock. 1.5 VPP

differential clock amplitude, 50% clock duty cycle, –1 dBFS differential analog input, High Perf Mode disabled, 0 dB gain,

DDR LVDS output interface, 32k point FFT (unless otherwise noted)

SFDR

SNR

INPUT FREQUENCY

Figure 24.

Figure 25.

SFDR

SINAD

DIGITAL GAIN

Figure 26.

Figure 27.

Submit Documentation Feedback

Product Folder Link(s) :ADS58C48

ADS58C48IPFPR Datasheet(PDF) 35 Page - Texas Instruments

ADS58C48IPFPR Datasheet(HTML) 35 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70

Datasheet Download

Link URL