PCA9620 datasheet(16/71 Pages) NXP

16 / 71 page

PCA9620

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 9 December 2010

16 of 71

NXP Semiconductors

PCA9620

Universal LCD driver for low multiplex rates

7.3.2 Recommended start-up sequences

This chapter describes how to proceed with the initialization of the chip in different

application modes.

(1) This time depends on the external capacitor on pin VLCD. For a capacitor of 100 nF a delay of 5 ms

to 15 ms is expected.

When using the internal VLCD generation, the display must not be enabled before the generation of

VLCD with the internal charge pump is completed, otherwise unwanted display artifacts may appear

on the display.

(2) RAM data may be written before or during the ramp-up of VLCD.

Fig 6.

Recommended start-up sequence when using the internal charge pump and the

internal clock signal

Wait 1 ms

START

Power-on

VDD1 and

VDD2 at the

same time

013aaa249

Set VPR

desired VLCD

value

Set

multiplication

factor for

charge pump

and enable it

Wait till

VLCD reaches

programmed

value(1)

Write RAM

content to be

displayed and

enable the

display(2)

STOP

Initiate an

OTP-refresh

Initialize

command

PCA9620 Datasheet(PDF) 16 Page - NXP Semiconductors

PCA9620 Datasheet(HTML) 16 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71

Datasheet Download

Link URL