| Electronic Components Datasheet Search |
|
TLE7233G Datasheet(PDF) 26 Page - Infineon Technologies AG |
|
|
|||||||||||||||||||||||||||||
TLE7233G Datasheet(HTML) 26 Page - Infineon Technologies AG |
|
26 / 32 page ![]() SPI Driver for Enhanced Relay Control SPIDER - TLE7233G Serial Peripheral Interface (SPI) Datasheet 26 Rev. 1.0, 2008-02-28 9.4 Timing Diagrams Figure 14 Timing Diagram SO Reset Value: 100H CS1) 765 43 21 0 TER OL3 D3 OL2 D2 OL1 D1 OL0 D0 1) This bit is valid between CS hi -> lo and first SCLK lo -> hi transition. Field Bits Type Description TER CS R Transmission Error 0 Previous transmission was successful (modulo 8 clocks received). 1 Previous transmission failed or first transmission after reset. OLn (n = 3-0) 7, 5, 3, 1 R Open Load Flag of channel n 0 Normal operation. 1 Open load has occurred in OFF state. Dn (n = 3-0) 6, 4, 2, 0 R Diagnosis Flag of channel n 0 Normal operation. 1 Over load or over temperature switch off has occurred in ON state . CS SCLK SI t CS (lead) t CS (td) t CS (lag) t SCLK (H) t SCLK (L) t SCLK (P ) t SI(s u) t SI(h) SO t SO(v ) t SO(en) t SO(dis ) 0.7V dd 0.2V dd SPI Timing.emf 0.7V dd 0.2V dd 0.7V dd 0.2V dd 0.7V dd 0.2V dd |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |