MSP430F4618IPZ datasheet(17/95 Pages) TI

17 / 95 page

MSP430x461x1, MSP430x461x

MIXED SIGNAL MICROCONTROLLER

POST OFFICE BOX 655303

• DALLAS, TEXAS 75265

interrupt flag register 1 and 2

OFIFG

WDTIFG

rw–0

rw–1

rw–(0)

Address

02h

NMIIFG

WDTIFG:

Set on watchdog timer overflow (in watchdog mode) or security key violation

Reset on VCC power-on or a reset condition at the RST/NMI pin in reset mode

OFIFG:

Flag set on oscillator fault

NMIIFG:

Set via RST/NMI pin

Address

03h

BTIFG

rw–0

UTXIFG1

URXIFG1

rw–1

rw–0

UCA0TXIFG

UCA0RXIFG

rw–0

UCB0TXIFG

UCB0RXIFG

rw–0

UCA0RXIFG

USCI_A0 receive-interrupt flag

UCA0TXIFG

USCI_A0 transmit-interrupt flag

UCB0RXIFG

USCI_B0 receive-interrupt flag

UCB0TXIFG

USCI_B0 transmit-interrupt flag

URXIFG0:

USART1: UART and SPI receive flag

UTXIFG0:

USART1: UART and SPI transmit flag

BTIFG:

Basic timer flag

module enable registers 1 and 2

Address

04h

UTXE1

rw–0

Address

05h

URXE1

USPIE1

URXE1:

USART1: UART mode receive enable

UTXE1:

USART1: UART mode transmit enable

USPIE1:

USART1: SPI mode transmit and receive enable

Legend

rw:

rw-0,1:

Bit can be read and written.

Bit can be read and written. It is Reset or Set by PUC.

Bit can be read and written. It is Reset or Set by POR.

rw-(0,1):

SFR bit is not present in device

MSP430F4618IPZ Datasheet(PDF) 17 Page - Texas Instruments

MSP430F4618IPZ Datasheet(HTML) 17 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95

Datasheet Download

Link URL