MPC5125 datasheet(62/94 Pages) FREESCALE

62 / 94 page

MPC5125 Microcontroller Data Sheet, Rev. 4

Electrical and Thermal Characteristics

Freescale Semiconductor

4.3.7

NFC

The NAND flash controller (NFC) implements the interface to standard NAND flash memory devices. This section describes

the timing parameters of the NFC.

TH is the flash clock high time, TL is flash clock low time, where

TH = 5 × NFC_RATIO_H / 8 (ns)

Eqn. 6

TL = 5 × NFC_RATIO_L / 8 (ns)

Eqn. 7

Refer to the MPC5125 Reference Manual (MPC5125RM) for more information about NFC_RATIO_H and NFC_RATIO_L.

Table 26. NFC Target Timing Characteristics

Timing

Parameter

Description

Min. value

Max. value

Unit

SpecID

tCLS

NFC_CLE setup time

2TH + TL – 1

—

A8.1

tCLH

NFC_CLE hold time

TH + TL – 1

—

A8.2

tCS

NFC_CE[3:0] setup time

2TH + TL – 1

—

A8.3

tCH

NFC_CE[3:0] hold time

TH + TL

—

A8.4

tWP

NFC_WP pulse width

TL – 1

—

A8.5

tALS

NFC_ALE setup time

2TH + TL

—

A8.6

tALH

NFC_ALE hold time

TH + TL

—

A8.7

tDS

Data setup time

TL – 1

—

A8.8

tDH

Data hold time

TH – 1

—

A8.9

tWC

Write cycle time

TH + TL – 1

—

A8.10

tWH

NFC_WE hold time

TH – 1

—

A8.11

tRR

Ready to NFC_RE low

4TH + 3TL + 90

—

A8.12

tRP

NFC_RE pulse width

TL + 1

—

A8.13

tRC

READ cycle time

TL + TH – 1

—

A8.14

tREH

NFC_RE high hold time

TH – 1

—

A8.15

tIS

Data input setup time

—

A8.16

MPC5125 Datasheet(PDF) 62 Page - Freescale Semiconductor, Inc

MPC5125 Datasheet(HTML) 62 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94

Datasheet Download

Link URL