| Electronic Components Datasheet Search |
|
DAC5675MPHPREP Datasheet(PDF) 19 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
DAC5675MPHPREP Datasheet(HTML) 19 Page - Texas Instruments |
|
19 / 27 page ![]() www.ti.com IOUT1 IOUT2 3.3V AV DD 3.3V AV DD 100 Ω 100 Ω 4:1 R LOAD 50 Ω 15 Ω DAC5675-EP (a) VOUT 3.3V AV DD 3.3V AV DD 25 Ω 25 Ω V OUT1 V OUT2 Optional, for single- ended output referred to AV DD IOUT1 IOUT2 C FB IOUT1 IOUT2 3.3V AVDD 200 Ω (R FB) (b) DAC5675-EP DAC5675-EP Sleep Mode DAC5675-EP SGLS381A – OCTOBER 2006 – REVISED OCTOBER 2006 APPLICATION INFORMATION (continued) Figure 23. Driving a Doubly-Terminated 50- Ω Cable Using a 4:1 Impedance Ratio Transformer Figure 24(a) shows the typical differential output configuration with two external matched resistor loads. The nominal resistor load of 25 Ω gives a differential output swing of 1 V PP (0.5 VPP single ended) when applying a 20-mA full-scale output current. The output impedance of the DAC5675 slightly depends on the output voltage at nodes IOUT1 and IOUT2. Consequently, for optimum dc-integral nonlinearity, the configuration of Figure 24(b) should be chosen. In this current/voltage (I-V) configuration, terminal IOUT1 is kept at AVDD by the inverting operational amplifier. The complementary output should be connected to AVDD to provide a dc-current path for the current sources switched to IOUT1. The amplifier maximum output swing and the full-scale output current of the DAC determine the value of the feedback resistor RFB. The capacitor CFB filters the steep edges of the DAC5675 current output, thereby reducing the operational amplifier slew-rate requirements. In this configuration, the operational amplifier should operate at a supply voltage higher than the resistor output reference voltage AVDD as a result of its positive and negative output swing around AVDD. Node IOUT1 should be selected if a single-ended unipolar output is desired. Figure 24. Output Configurations The DAC5675 features a power-down mode that turns off the output current and reduces the supply current to approximately 6 mA. The power-down mode is activated by applying a logic level one to the SLEEP pin, pulled down internally. 19 Submit Documentation Feedback |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |