Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

TAS5721 Datasheet(PDF) 11 Page - Texas Instruments

Click here to check the latest version.
Part # TAS5721
Description  Digital Audio Power Amplifier with EQ, DRC, 2.1 Support, and Headphone/Line Driver
PDF  71 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

TAS5721 Datasheet(HTML) 11 Page - Texas Instruments

Back Button TAS5721 Datasheet HTML 7Page - Texas Instruments TAS5721 Datasheet HTML 8Page - Texas Instruments TAS5721 Datasheet HTML 9Page - Texas Instruments TAS5721 Datasheet HTML 10Page - Texas Instruments TAS5721 Datasheet HTML 11Page - Texas Instruments TAS5721 Datasheet HTML 12Page - Texas Instruments TAS5721 Datasheet HTML 13Page - Texas Instruments TAS5721 Datasheet HTML 14Page - Texas Instruments TAS5721 Datasheet HTML 15Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 71 page
background image
t
h1
t
su1
t
(edge)
t
su2
t
h2
SCLK
(Input)
LRCLK
(Input)
SDIN
T0026-04
t
r
t
f
TAS5721
www.ti.com
SLOS739 – JULY 2012
Serial Audio Port Timing
PVDD = 18 V, AVDD = DRVDD = DVDD = 3.3 V, audio input signal =1 kHz sine wave, BTL, AD mode, fS = 48 kHz, RSPK = 8
Ω, AES17 filter, fPWM = 384 kHz, external components per Typical Application Circuit diagrams, and in accordance with
recommended operating conditions (unless otherwise specified).
TEST
PARAMETER
MIN
TYP
MAX
UNIT
CONDITIONS
fSCLKIN
Frequency, SCLK 32 × fS, 48 × fS, 64 × fS
CL = 30 pF
1.024
12.288
MHz
tsu1
Setup time, LRCLK to SCLK rising edge
10
ns
th1
Hold time, LRCLK from SCLK rising edge
10
ns
tsu2
Setup time, SDIN to SCLK rising edge
10
ns
th2
Hold time, SDIN from SCLK rising edge
10
ns
LRCLK frequency
8
48
48
kHz
SCLK duty cycle
40%
50%
60%
LRCLK duty cycle
40%
50%
60%
SCLK
SCLK rising edges between LRCLK rising edges
32
64
edges
t(edge)
SCLK
LRCLK clock edge with respect to the falling edge of SCLK
–1/4
1/4
period
tr/tf
Rise/fall time for SCLK/LRCLK
8
ns
LRCLK allowable drift before LRCLK reset
4
MCLK
Periods
Figure 8. Serial Audio Port Timing
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
11
Product Folder Links: TAS5721



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com