Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

STM32F101RF Datasheet(PDF) 89 Page - STMicroelectronics

Part # STM32F101RF
Description  XL-density access line, ARM-based 32-bit MCU with 768 KB to 1 MB Flash, 15 timers, 1 ADC and 10 communication interfaces
PDF  108 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F101RF Datasheet(HTML) 89 Page - STMicroelectronics

Back Button STM32F101RF Datasheet HTML 85Page - STMicroelectronics STM32F101RF Datasheet HTML 86Page - STMicroelectronics STM32F101RF Datasheet HTML 87Page - STMicroelectronics STM32F101RF Datasheet HTML 88Page - STMicroelectronics STM32F101RF Datasheet HTML 89Page - STMicroelectronics STM32F101RF Datasheet HTML 90Page - STMicroelectronics STM32F101RF Datasheet HTML 91Page - STMicroelectronics STM32F101RF Datasheet HTML 92Page - STMicroelectronics STM32F101RF Datasheet HTML 93Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 89 / 108 page
background image
STM32F101xF, STM32F101xG
Electrical characteristics
Doc ID 17143 Rev 2
89/108
SPI interface characteristics
Unless otherwise specified, the parameters given in Table 53Table 54 are derived from tests
performed under ambient temperature, fPCLKx frequency and VDD supply voltage conditions
summarized in Table 10.
Refer to Section 5.3.14: I/O port characteristics for more details on the input/output alternate
function characteristics (NSS, SCK, MOSI, MISO).
Table 53.
STM32F10xxx SPI characteristics
Symbol
Parameter
Conditions
Min
Max
Unit
fSCK
1/tc(SCK)
SPI clock frequency
Master mode
10
MHz
Slave mode
10
tr(SCK)
tf(SCK)
SPI clock rise and
fall time
Capacitive load: C = 30 pF
8
ns
tsu(NSS)
(1)
1.
Based on characterization, not tested in production.
NSS setup time
Slave mode
4tPCLK
th(NSS)
(1)
NSS hold time
Slave mode
73
tw(SCKH)
(1)
tw(SCKL)
(1)
SCK high and low
time
Master mode, fPCLK = 36 MHz,
presc = 4
50
60
tsu(MI)
(1)
tsu(SI)
(1)
Data input setup
time
Master mode - SPI1
3
Master mode - SPI2
5
Slave mode
4
th(MI)
(1)
Data input hold time
Master mode - SPI1
4
Master mode - SPI2
6
th(SI)
(1)
Slave mode
5
ta(SO)
(1)(2)
2.
Min time is for the minimum time to drive the output and the max time is for the maximum time to validate
the data.
Data output access
time
Slave mode, fPCLK = 36 MHz,
presc = 4
055
Slave mode, fPCLK = 20 MHz
4tPCLK
tdis(SO)
(1)(3)
3.
Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put
the data in Hi-Z
Data output disable
time
Slave mode
10
tv(SO)
(1)
Data output valid
time
Slave mode (after enable edge)
25
tv(MO)
(1)
Data output valid
time
Master mode (after enable edge)
6
th(SO)
(1)
Data output hold
time
Slave mode (after enable edge)
25
th(MO)
(1)
Master mode (after enable edge)
6



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com