| Electronic Components Datasheet Search |
|
M68HC08 Datasheet(PDF) 55 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
M68HC08 Datasheet(HTML) 55 Page - Freescale Semiconductor, Inc |
|
55 / 332 page ![]() Memory Map MC68HC908JB16 — Rev. 1.1 Technical Data Freescale Semiconductor Memory Map 55 $FE08 FLASH Control Register (FLCR) Read: 0000 HVEN MASS ERASE PGM Write: Reset: 00000000 $FE09 FLASH Block Protect Register (FLBPR) Read: BPR7 BPR6 BPR5 BPR4 BPR3 BPR2 BPR1 BPR0 Write: Reset: 00000000 $FE0A Reserved Read: RRRRRRRR Write: Reset: $FE0B Reserved Read: RRRRRRRR Write: Reset: $FE0C Break Address High Register (BRKH) Read: Bit 15 14 13 12 11 10 9 Bit 8 Write: Reset: 00000000 $FE0D Break Address Low Register (BRKL) Read: Bit 7 654321 Bit 0 Write: Reset: 00000000 $FE0E Break Status and Control Register (BRKSCR) Read: BRKE BRKA 000000 Write: Reset: 00000000 $FFFF COP Control Register (COPCTL) Read: Low byte of reset vector Write: Clears COP counter (any value) Reset: Unaffected by reset Addr. Register Name Bit 7 654321 Bit 0 U = Unaffected X = Indeterminate = Unimplemented R = Reserved Figure 2-2. Control, Status, and Data Registers (Sheet 12 of 12) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |