Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

AD5381BSTZ-5 Datasheet(PDF) 10 Page - Analog Devices

Part # AD5381BSTZ-5
Description  40-Channel, 3 V/5 V, Single-Supply 12-Bit, denseDAC
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD5381BSTZ-5 Datasheet(HTML) 10 Page - Analog Devices

Back Button AD5381BSTZ-5 Datasheet HTML 6Page - Analog Devices AD5381BSTZ-5 Datasheet HTML 7Page - Analog Devices AD5381BSTZ-5 Datasheet HTML 8Page - Analog Devices AD5381BSTZ-5 Datasheet HTML 9Page - Analog Devices AD5381BSTZ-5 Datasheet HTML 10Page - Analog Devices AD5381BSTZ-5 Datasheet HTML 11Page - Analog Devices AD5381BSTZ-5 Datasheet HTML 12Page - Analog Devices AD5381BSTZ-5 Datasheet HTML 13Page - Analog Devices AD5381BSTZ-5 Datasheet HTML 14Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 40 page
background image
AD5381
Data Sheet
Rev. D | Page 10 of 40
I2C SERIAL INTERFACE TIMING
DVDD = 2.7 V to 5.5 V; AVDD = 4.5 V to 5.5 V or 2.7 V to 3.6 V; AGND = DGND = 0 V; all specifications T
MIN to TMAX,
unless otherwise noted.
Table 6.
Parameter 1, 2
Limit at T
MIN, TMAX
Unit
Description
F
SCL
400
kHz max
SCL clock frequency
t
1
2.5
µs min
SCL cycle time
t
2
0.6
µs min
t
HIGH, SCL high time
t
3
1.3
µs min
t
LOW, SCL low time
t
4
0.6
µs min
t
HD,STA, start/repeated start condition hold time
t
5
100
ns min
t
SU,DAT, data setup time
t
6
3
0.9
µs max
t
HD,DAT, data hold time
0
µs min
t
HD,DAT, data hold time
t
7
0.6
µs min
t
SU,STA, setup time for repeated start
t
8
0.6
µs min
t
SU,STO, stop condition setup time
t
9
1.3
µs min
t
BUF, bus free time between a STOP and a START condition
t
10
300
ns max
t
R, rise time of SCL and SDA when receiving
0
ns min
t
R, rise time of SCL and SDA when receiving (CMOS compatible)
t
11
300
ns max
t
F, fall time of SDA when transmitting
0
ns min
t
F, fall time of SDA when receiving (CMOS compatible)
300
ns max
t
F, fall time of SCL and SDA when receiving
20 + 0.1 C
b
4
ns min
t
F, fall time of SCL and SDA when transmitting
C
b
400
pF max
Capacitive load for each bus line
1 Guaranteed by design and characterization, not production tested.
2 See Figure 6.
3 A master device must provide a hold time of at least 300 ns for the SDA signal (referred to the V
IH min of the SCL signal) in order to bridge the undefined region of
SCL’s falling edge.
4 C
b is the total capacitance, in pF, of one bus line. tR and tF are measured between 0.3 DVDD and 0.7 DVDD.
START
CONDITION
REPEATED
START
CONDITION
STOP
CONDITION
t9
t3
t1
t11
t4
t10
t4
t5
t7
t6
t8
t2
SDA
SCL
Figure 6. I2C-Compatible Serial Interface Timing Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com