PIC10LF322T-EMCSQTP datasheet(34/210 Pages) MICROCHIP

34 / 210 page

PIC10(L)F320/322

DS41585A-page 34

Preliminary

 2011 Microchip Technology Inc.

5.1

Power-on Reset (POR)

The POR circuit holds the device in Reset until VDD has

reached an acceptable level for minimum operation.

Slow rising VDD, fast operating speeds or analog

performance may require greater than minimum VDD.

The PWRT, BOR or MCLR features can be used to

extend the start-up period until all device operation

conditions have been met.

5.1.1

POWER-UP TIMER (PWRT)

The Power-up Timer provides a nominal 64 ms time-

out on POR or Brown-out Reset.

The device is held in Reset as long as PWRT is active.

The PWRT delay allows additional time for the VDD to

rise to an acceptable level. The Power-up Timer is

enabled by clearing the PWRTE bit in Configuration

Word.

The Power-up Timer starts after the release of the POR

and BOR.

For additional information, refer to Application Note

AN607, “Power-up Trouble Shooting” (DS00607).

5.2

Brown-Out Reset (BOR)

The BOR circuit holds the device in Reset when VDD

reaches a selectable minimum level. Between the

POR and BOR, complete voltage range coverage for

execution protection can be implemented.

The Brown-out Reset module has four operating

modes controlled by the BOREN<1:0> bits in Configu-

ration Word. The four operating modes are:

• BOR is always on

• BOR is off when in Sleep

• BOR is controlled by software

• BOR is always off

Refer to Table 5-1 for more information.

The Brown-out Reset voltage level is selectable by

configuring the BORV bit in Register 3-1.

A VDD noise rejection filter prevents the BOR from trig-

gering on small events. If VDD falls below VBOR for a

duration greater than parameter TBORDC, the device

will reset. See Figure 5-2 for more information.

TABLE 5-1:

BOR OPERATING MODES

5.2.1

BOR IS ALWAYS ON

When the BOREN bits of Configuration Word are

programmed to ‘11’, the BOR is always on. The device

start-up will be delayed until the BOR is ready and VDD

is higher than the BOR threshold.

BOR protection is active during Sleep. The BOR does

not delay wake-up from Sleep.

5.2.2

BOR IS OFF IN SLEEP

When the BOREN bits of Configuration Word are

programmed to ‘10’, the BOR is on, except in Sleep.

The device start-up will be delayed until the BOR is

ready and VDD is higher than the BOR threshold.

BOR protection is not active during Sleep. The device

wake-up will be delayed until the BOR is ready.

5.2.3

BOR CONTROLLED BY SOFTWARE

When the BOREN bits of Configuration Word are

programmed to ‘01’, the BOR is controlled by the

SBOREN bit of the BORCON register. The device start-

up is not delayed by the BOR ready condition or the

VDD level.

BOR protection begins as soon as the BOR circuit is

ready. The status of the BOR circuit is reflected in the

BORRDY bit of the BORCON register.

BOR protection is unchanged by Sleep.

BOREN<1:0>

SBOREN

Device Mode

BOR Mode

Device Operation upon:

Release of POR/Wake- up from Sleep

Active

Waits for BOR ready(1)

Awake

Active

Waits for BOR ready

Sleep

Disabled

XActive

Begins immediately

XDisabled

Note 1:

Even though this case specifically waits for the BOR, the BOR is already operating, so there is no delay in

start-up.

PIC10LF322T-EMCSQTP Datasheet(PDF) 34 Page - Microchip Technology

PIC10LF322T-EMCSQTP Datasheet(HTML) 34 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL