Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AS3517H-ECTP Datasheet(PDF) 73 Page - ams AG

Part # AS3517H-ECTP
Description  Stereo Audio Codec with enhanced System Power Management
PDF  94 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMSCO [ams AG]
Direct Link  http://www.ams.com
Logo AMSCO - ams AG

AS3517H-ECTP Datasheet(HTML) 73 Page - ams AG

Back Button AS3517H-ECTP Datasheet HTML 69Page - ams AG AS3517H-ECTP Datasheet HTML 70Page - ams AG AS3517H-ECTP Datasheet HTML 71Page - ams AG AS3517H-ECTP Datasheet HTML 72Page - ams AG AS3517H-ECTP Datasheet HTML 73Page - ams AG AS3517H-ECTP Datasheet HTML 74Page - ams AG AS3517H-ECTP Datasheet HTML 75Page - ams AG AS3517H-ECTP Datasheet HTML 76Page - ams AG AS3517H-ECTP Datasheet HTML 77Page - ams AG Next Button
Zoom Inzoom in Zoom Outzoom out
 73 / 94 page
background image
AS3517 V17
Data Sheet, Confidential
© 2003-2007, austriamicrosystems AG, 8141 Unterpremstaetten, Austria-Europe. All Rights Reserved.
www.austriamicrosystems.com
Table 71 PMU PVDD1 Register
Name
Base
Default
PMU PVDD1
2-wire serial
00h
PVDD1 Low Drop-Out Regulator (LDO3) Control Register
Offset: 17h-1
This is an extended register and needs to be enabled by writing 001b to Reg. 18h first.
This register is reset at a DVDD-POR.
Bit
Bit Name
Default
Access
Bit Description
7
LDO_PVDD1_OFF
0
R/W
Power-down of LDO for PVDD1
0: PVDD1 (LDO3) enable
1: PVDD1 (LDO3) power-down
6
0
n/a
5
PROG_PVDD1
0
R/W
Enables settings either selected by external pins (VPRGx) or
settings stored in the 17h-1 register
0: VPRGx pins controlled
1: Register controlled
4:0
VSEL_PVDD1
00000
R/W
The voltage select bits set the LDO output in 2 different
resolution ranges
Range: 00h until 0Fh in 50mV steps
PVDD1=1.2V+VSEL_PVDD1*50mV
(1.2V until 1.95V)
Range: 10h until 1Fh in 100mV steps
PVDD1=2.0V+VSEL_PVDD1*100mV
(2.0V until 3.5V)
Table 72 PMU PVDD2 Register
Name
Base
Default
PMU PVDD2
2-wire serial
00h
PVDD2 Low Drop-Out Regulator (LDO4) Control Register
Offset: 17h-2
This is an extended register and needs to be enabled by writing 010b to Reg. 18h first.
This register is reset at a DVDD-POR.
Bit
Bit Name
Default
Access
Bit Description
7
LDO_PVDD2_OFF
0
R/W
Power-down of LDO for PVDD2
0: PVDD2 (LDO4) enable
1: PVDD2 (LDO4) power-down
6
0
n/a
5
PROG_PVDD2
0
R/W
Enables settings either selected by external pin (VPRGx) or
settings stored in the 17h-2 register
0: VPRGx pins controlled
1: Register controlled
4:0
VSEL_PVDD2
00000
R/W
The voltage select bits set the LDO output in 2 different
resolution ranges
Range: 00h until 0Fh in 50mV steps
PVDD2=1.2V+VSEL_PVDD1*50mV
(1.2V until 1.95V)
Range: 10h until 1Fh in 100mV steps
PVDD2=2.0V+VSEL_PVDD1*100mV
(2.0V until 3.5V)
Revision 1v3
72
- 93



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com