| Electronic Components Datasheet Search |
|
AS3517H-ECTP Datasheet(PDF) 83 Page - ams AG |
|
|
|||||||||||||||||||||||||||||
AS3517H-ECTP Datasheet(HTML) 83 Page - ams AG |
|
83 / 94 page ![]() AS3517 V17 Data Sheet, Confidential © 2003-2007, austriamicrosystems AG, 8141 Unterpremstaetten, Austria-Europe. All Rights Reserved. www.austriamicrosystems.com Table 86 First Interrupt Register Name Base Default IRQ_ENRD_0 2-wire serial 00h First Interrupt Register Offset: 23h Please be aware that writing to this register will enable/disable the corresponding interrupts, while with reading you get the actual interrupt status and will clear the register at the same time. It is not possible to read back the interrupt enable/disable settings. This register is reset at a DVDD-POR. Bit Bit Name Default Access Bit Description CVDD2_EN_SD 0 W Invokes shut-down of AFE when a –10% under-voltage spike at CVDD2 occurs 0: disable 1: enable 7 CVDD2_UNDER x R This bit is set when a –5% under-voltage at CVDD1 occurs CVDD2_EN_IRQ 0 W Enables interrupt for over-voltage/under-voltage supervision of CVDD2 0: disable 1: enable 6 CVDD2_OVER x R This bit is set when a +8% over-voltage at CVDD1 occurs CVDD1_EN_SD 0 W Invokes shut-down of AFE when a –10% under-voltage spike at CVDD1 occurs 0: disable 1: enable 5 CVDD1_UNDER x R This bit is set when a –5% under-voltage at CVDD1 occurs CVDD1_EN_IRQ 0 W Enables interrupt for over-voltage/under-voltage supervision of CVDD1 0: disable 1: enable 4 CVDD1_OVER x R This bit is set when a +8% over-voltage at CVDD1 occurs PVDD2_EN_SD 0 W Invokes shut-down of AFE when a –10% under-voltage spike at PVDD2 occurs 0: disable 1: enable 3 PVDD2_UNDER x R This bit is set when a –5% under-voltage at PVDD2 occurs PVDD2_EN_IRQ 0 W Enables interrupt for over-voltage/under-voltage supervision of PVDD2 0: disable 1: enable 2 PVDD2_OVER x R This bit is set when a +5% over-voltage at PVDD2 occurs PVDD1_EN_SD 0 W Invokes shut-down of AFE when a –10% under-voltage spike at PVDD1 occurs 0: disable 1: enable 1 PVDD1_UNDER x R This bit is set when a –5% under-voltage at PVDD1 occurs PVDD1_EN_IRQ 0 W Enables interrupt for over-voltage/under-voltage supervision of PVDD1 0: disable 1: enable 0 PVDD1_OVER x R This bit is set when a +5% over-voltage at PVDD1 occurs Revision 1v3 82 - 93 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |