Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AS3517H-ECTP Datasheet(PDF) 47 Page - ams AG

Part # AS3517H-ECTP
Description  Stereo Audio Codec with enhanced System Power Management
PDF  94 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMSCO [ams AG]
Direct Link  http://www.ams.com
Logo AMSCO - ams AG

AS3517H-ECTP Datasheet(HTML) 47 Page - ams AG

Back Button AS3517H-ECTP Datasheet HTML 43Page - ams AG AS3517H-ECTP Datasheet HTML 44Page - ams AG AS3517H-ECTP Datasheet HTML 45Page - ams AG AS3517H-ECTP Datasheet HTML 46Page - ams AG AS3517H-ECTP Datasheet HTML 47Page - ams AG AS3517H-ECTP Datasheet HTML 48Page - ams AG AS3517H-ECTP Datasheet HTML 49Page - ams AG AS3517H-ECTP Datasheet HTML 50Page - ams AG AS3517H-ECTP Datasheet HTML 51Page - ams AG Next Button
Zoom Inzoom in Zoom Outzoom out
 47 / 94 page
background image
AS3517 V17
Data Sheet, Confidential
© 2003-2007, austriamicrosystems AG, 8141 Unterpremstaetten, Austria-Europe. All Rights Reserved.
www.austriamicrosystems.com
9.3
SYSTEM Functions
9.3.1
SYSTEM
General
The system block handles the power up, power down and regulator voltage settings of the AFE.
Power Up Conditions
The chip powers up when on of the following condition is true:
•
High signal on the PWR_UP pin (>80ms, >1V & >1/3 BVDD)
•
Rising edge on the VBUS pin (USB plug in: >80ms, BVDD>3V, VBUS>4.5V)
•
Rising edge on the CHGIN pin (charger plug in: >80ms, BVDD>3V, CHGIN>4.0V)
•
Rising edge on the RTCSUP and consequently on RVDD pin (RTCSUP > 1.35V, BVDD >3V)
•
RTC wake-up: The auto wake-up timer is internally connected to the Power-up and Hibernation Control block.
To hold the chip in power up mode the PWR_HOLD bit in the SYSTEM register (0x20h) is set.
Power Down Conditions
The chip automatically shuts off if one of the following conditions arises:
•
Clearing the PWR_HOLD bit in SYSTEM register (0x20h)
•
I2C watchdog power down(no serial reading for >1s, has to be enabled)
•
Heartbeat watchdog via pin HBT(no watchdog reset via HBT pin for > 500ms, has to be enabled)
Please note, that when using power-up sequence 16 to 25 no power down is performed but a reset puls (86us typ,
60us min) will be performed.
•
BVDD drops below the minimum threshold voltage (<2.7V)
•
LDO or step down converter output voltage drop below a programmable level (has to be enabled)
•
Junction temperature reaches maximum threshold, set in SUPERVISOR register (0x24h)
•
High signal on the PWR_UP pin for more than (>5.4s, >1V & >1/3 BVDD).
With setting SD_TIME bit in register 24h the time can be doubled.
Revision 1v3
46
- 93



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com