Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

JS28F256P33BFA Datasheet(PDF) 12 Page - Numonyx B.V

Part # JS28F256P33BFA
Description  NumonyxTM StrataFlash Embedded Memory P33 (256-Mbit, 256-Mbit/256- Mbit) 130nm to 65nm
PDF  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NUMONYX [Numonyx B.V]
Direct Link  http://www.numonyx.com
Logo NUMONYX - Numonyx B.V

JS28F256P33BFA Datasheet(HTML) 12 Page - Numonyx B.V

Back Button JS28F256P33BFA Datasheet HTML 8Page - Numonyx B.V JS28F256P33BFA Datasheet HTML 9Page - Numonyx B.V JS28F256P33BFA Datasheet HTML 10Page - Numonyx B.V JS28F256P33BFA Datasheet HTML 11Page - Numonyx B.V JS28F256P33BFA Datasheet HTML 12Page - Numonyx B.V JS28F256P33BFA Datasheet HTML 13Page - Numonyx B.V JS28F256P33BFA Datasheet HTML 14Page - Numonyx B.V JS28F256P33BFA Datasheet HTML 15Page - Numonyx B.V JS28F256P33BFA Datasheet HTML 16Page - Numonyx B.V Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 18 page
background image
Conversion Guide: P33 130nm to 65nm
Application Note
Sep 2008
12
Order Number: 320005-04
5.3
Blank Check
Blank Check is used to confirm whether a main-array block is completely erased. A
Blank Check operation is performed one block at a time, and cannot be used during
Program Suspend or Erase Suspend.
To use Blank Check, issue the Blank Check setup command then the confirm command.
The addressed partition is automatically changed to Read Status Register mode, which
remains in effect until another read-mode command is issued. During a blank check
operation, the Status Register indicates a busy status (SR7 = 0). Upon completion, the
Status Register indicates a ready status (SR7 = 1).
The Status Register should be checked for any errors, and then cleared. If the Blank
Check operation fails, which means the block is not completely erased, the Status
Register will indicate a Blank Check error (SR[7,5] = 1).
Table 7:
Read Configuration Register Differences
Register
Field
Value
P33 130nm
P33 65nm
Latency
Count
1000 =Code 8
1001 = Code 9
1010 = Code 10
1011 = Code 11
1100 = Code 12
NA
Available
WAIT
Polarity
0 =WAIT signal is active low
1 =WAIT signal is active high
Default High
Default Low
Data Hold
0 =Data held for a 1-clock data cycle
1 =Data held for a 2-clock data cycle
Available
1-clock cycle only
Burst
Sequence
0 =Reserved
1 =Linear
Intel Burst Order
Linear Burst Order
Linear Burst Order
Clock Edge
0 = Falling edge
1 = Rising edge
Available
Available
Burst Wrap
0 =Wrap; Burst accesses wrap within burst length set by BL[2:0]
1 =No Wrap; Burst accesses do not wrap within burst length
Available
Available
Burst
Length
001 =4-word burst
010 =8-word burst
011 =16-word burst
111 =Continuous-word burst
Available
Available



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com