Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CS4225 Datasheet(PDF) 5 Page - Cirrus Logic

Part # CS4225
Description  Digital Audio Conversion System
PDF  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS4225 Datasheet(HTML) 5 Page - Cirrus Logic

  CS4225 Datasheet HTML 1Page - Cirrus Logic CS4225 Datasheet HTML 2Page - Cirrus Logic CS4225 Datasheet HTML 3Page - Cirrus Logic CS4225 Datasheet HTML 4Page - Cirrus Logic CS4225 Datasheet HTML 5Page - Cirrus Logic CS4225 Datasheet HTML 6Page - Cirrus Logic CS4225 Datasheet HTML 7Page - Cirrus Logic CS4225 Datasheet HTML 8Page - Cirrus Logic CS4225 Datasheet HTML 9Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 30 page
background image
SWITCHING CHARACTERISTICS (TA = 25°C; VA+, VD+ = +5V, outputs loaded with 30pF)
Parameter
Symbol
Min
Typ
Max
Units
SCLK period
tsckw
80
-
-
ns
SCLK high time
tsckh
25
-
-
ns
SCLK low time
tsckl
25
-
-
ns
Input Transition Time
10% to 90% points
-
-
10
ns
Input Clock Frequency
Crystals
32
-
26000
kHz
XTI
32
-
26000
kHz
Input Clock (XTI) low time
30
-
-
ns
Input Clock (XTI) high time
30
-
-
ns
Input clock jitter tolerance
-
500
-
ps
PLL clock recovery frequency
LRCK, LRCKAUX
32
-
50
kHz
SCLK, SCLKAUX
2.048
-
3.200
MHz
CLKOUT duty cycle
45
50
55
%
Audio ADC’s & DAC’s sample rate
Fs
4
-
50
kHz
RST-PDN low time
(Note 5)
500
-
-
ns
MSB output from LRCK edge (Format 1 and 3)
tlrpd
-
-
50
ns
SDOUT output from SCLK edge
tdpd
-
-
50
ns
SDIN setup time before SCLK edge
tds
-
-
35
ns
SDIN hold time after SCLK edge
tdh
-
-
35
ns
LRCK to SCLK delay (slave mode)
tlrckd
35
-
-
ns
LRCK to SCLK setup (slave mode)
tlrcks
35
-
-
ns
LRCK to SCLK alignment (master mode)
tmslr
-20
-
20
ns
Note:
5. After Powering up the CS4225, RST-PDN should be held low for 50 ms to allow the voltage
reference to settle.
sckh
sckl
sckw
t
t
t
MSB
MSB-1
*Active edge of SCLK, SCLKAUX depends on selected format.
tdpd
SDOUT1
SDOUT2
LRCKAUX
(input)
LRCK
SCLK*
SCLKAUX*
(input)
SDIN1
SDIN2
DATAUX
dh
t
ds
t
lrpd
t
lrcks
t
lrckd
t
Audio Ports Slave Mode and Data I/O timing
tmslr
SCLK*
SCLKAUX*
(output)
LRCK
LRCKAUX
(output)
Audio Ports Master Mode Timing
CS4225
DS86PP8
5



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com