| Electronic Components Datasheet Search |
|
UPD703003A Datasheet(PDF) 32 Page - NEC |
|
|
|||||||||||||||||||||||||||||
UPD703003A Datasheet(HTML) 32 Page - NEC |
|
32 / 40 page ![]() µPD703003A, 703004A, 703025A 32 Data Sheet U13188EJ4V0DS00 (9) CSI timing (2/2) (ii) Timing of CSI3 Parameter Symbol Conditions 25 MHz Version 33 MHz Version Unit MIN. MAX. MIN. MAX. SCK3 cycle <67> tCYSK4 Input 500 500 ns SCK3 high-level width <68> tWSKH4 Input 180 180 ns SCK3 low-level width <69> tWSKL4 Input 180 180 ns SI3 setup time (to SCK3 ↑) <70> tSSISK4 100 100 ns SI3 hold time (from SCK3 ↑) <71> tHSKSI4 50 50 ns SO3 output delay time (from SCK3 ↓) <72> tDSKSO4 RL = 1.5 k Ω 150 150 ns SO3 output hold time (from SCK3 ↑) <73> tHSKSO4 CL = 50 pF tWSKH4 tWSKH4 ns Remark RL and CL are the load resistance and load capacitance of the SCK3 and SO3 output lines. SCKn (I/O) SIn (Input) SOn (output) <67> <69> <68> <70> <71> <72> <73> Input data Output data Remarks 1. Broken lines indicate high impedance. 2. n = 0 to 3 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |