Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

UM0805 Datasheet(PDF) 17 Page - STMicroelectronics

Part # UM0805
Description  EVALSPEAr600 - evaluation board for the SPEAr600
PDF  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

UM0805 Datasheet(HTML) 17 Page - STMicroelectronics

Back Button UM0805 Datasheet HTML 13Page - STMicroelectronics UM0805 Datasheet HTML 14Page - STMicroelectronics UM0805 Datasheet HTML 15Page - STMicroelectronics UM0805 Datasheet HTML 16Page - STMicroelectronics UM0805 Datasheet HTML 17Page - STMicroelectronics UM0805 Datasheet HTML 18Page - STMicroelectronics UM0805 Datasheet HTML 19Page - STMicroelectronics UM0805 Datasheet HTML 20Page - STMicroelectronics UM0805 Datasheet HTML 21Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 29 page
background image
UM0805
Expansion connector (optional)
Doc ID 16304 Rev 3
17/29
Note:
When DIP switch SW1-x is in the ON position, the bit value is 0. When the DIP switch is in
the OFF position, the bit value is 1.
The default setting of SW1 is: Bit 1 = OFF all other bits (2:6) = ON
For more details on these settings, refer to the miscellaneous register description in the
SPEAr600 user manual available at www.st.com/spear.
9.2
Switch 2 (general-purpose settings)
Default setting = all bits OFF.
Note:
When DIP switch SW2-x is in the ON position, the bit value is 0. When the DIP switch is in
the OFF position, the bit value is 1.
10
Expansion connector (optional)
An expansion connector (J1) is provided to allow the user to add an additional board. (Part
number TMMS-150-01-FM-Q-FS Samtec). It mates with SQT-150-01-FM-Q
The following signals are available on connector J1:
●
FPGA_GPIO(0) ~ FPGA_GPIO(111)
●
Three SoC GPIO lines
●
Five Analog inputs (A/D)
●
+12V (1A)
●
+5V (1A)
●
+3.3V (200 mA)
●
+1.2V (200 mA)
Note:
For the connector pinout, refer to the schematic drawing available on www.st.com/spear.
Table 10.
Switch 2 (general-purpose settings)
Bit
Description
1
On - The FPGA done signal controls the main reset to avoid any unwanted activity during the
FPGA bit stream download.
2
On - The Serial Flash memories are protected against unwanted write operations.
3
On - Inhibits write operations on the I2C EEPROM device.
4
This switch controls the external oscillator (U4) enable.
5
This switch enables the boot through USB interface.
6
This switch should be closed when the ETM interface is enabled and there is an LCD
connected to prevent the LCD from disabling the LCD power by itself.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com