Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

PIC16F870/P Datasheet(PDF) 64 Page - Microchip Technology

Part # PIC16F870/P
Description  28/40-Pin 8-Bit CMOS FLASH Microcontrollers
PDF  156 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC16F870/P Datasheet(HTML) 64 Page - Microchip Technology

Back Button PIC16F870/P Datasheet HTML 60Page - Microchip Technology PIC16F870/P Datasheet HTML 61Page - Microchip Technology PIC16F870/P Datasheet HTML 62Page - Microchip Technology PIC16F870/P Datasheet HTML 63Page - Microchip Technology PIC16F870/P Datasheet HTML 64Page - Microchip Technology PIC16F870/P Datasheet HTML 65Page - Microchip Technology PIC16F870/P Datasheet HTML 66Page - Microchip Technology PIC16F870/P Datasheet HTML 67Page - Microchip Technology PIC16F870/P Datasheet HTML 68Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 64 / 156 page
background image
PIC16F870/871
DS30569A-page 64
Preliminary
© 1999 Microchip Technology Inc.
REGISTER 9-2:
RCSTA: RECEIVE STATUS AND CONTROL REGISTER (ADDRESS 18h)
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R-0
R-0
R-x
SPEN
RX9
SREN
CREN
ADDEN
FERR
OERR
RX9D
R = Readable bit
W = Writable bit
U = Unimplemented bit,
read as ‘0’
- n = Value at POR reset
bit7
bit0
bit 7:
SPEN: Serial Port Enable bit
1
= Serial port enabled (Configures RC7/RX/DT and RC6/TX/CK pins as serial port pins)
0
= Serial port disabled
bit 6:
RX9: 9-bit Receive Enable bit
1
= Selects 9-bit reception
0
= Selects 8-bit reception
bit 5:
SREN: Single Receive Enable bit
Asynchronous mode
Don’t care
Synchronous mode - master
1
= Enables single receive
0
= Disables single receive
This bit is cleared after reception is complete.
Synchronous mode - slave
Unused in this mode
bit 4:
CREN: Continuous Receive Enable bit
Asynchronous mode
1
= Enables continuous receive
0
= Disables continuous receive
Synchronous mode
1
= Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN)
0
= Disables continuous receive
bit 3:
ADDEN: Address Detect Enable bit
Asynchronous mode 9-bit (RX9 = 1)
1
= Enables address detection, enable interrupt and load of the receive burffer when RSR<8> is set
0
= Disables address detection, all bytes are received, and ninth bit can be used as parity bit
bit 2:
FERR: Framing Error bit
1
= Framing error (Can be updated by reading RCREG register and receive next valid byte)
0
= No framing error
bit 1:
OERR: Overrun Error bit
1
= Overrun error (Can be cleared by clearing bit CREN)
0
= No overrun error
bit 0:
RX9D: 9th bit of received data (Can be parity bit)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com