Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PIC16C641-04/TQ Datasheet(PDF) 60 Page - Microchip Technology

Part # PIC16C641-04/TQ
Description  8-Bit EPROM Microcontrollers with Analog Comparators
PDF  136 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC16C641-04/TQ Datasheet(HTML) 60 Page - Microchip Technology

Back Button PIC16C641-04/TQ Datasheet HTML 56Page - Microchip Technology PIC16C641-04/TQ Datasheet HTML 57Page - Microchip Technology PIC16C641-04/TQ Datasheet HTML 58Page - Microchip Technology PIC16C641-04/TQ Datasheet HTML 59Page - Microchip Technology PIC16C641-04/TQ Datasheet HTML 60Page - Microchip Technology PIC16C641-04/TQ Datasheet HTML 61Page - Microchip Technology PIC16C641-04/TQ Datasheet HTML 62Page - Microchip Technology PIC16C641-04/TQ Datasheet HTML 63Page - Microchip Technology PIC16C641-04/TQ Datasheet HTML 64Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 60 / 136 page
background image
PIC16C64X & PIC16C66X
DS30559A-page 60
Preliminary
© 1996 Microchip Technology Inc.
9.4
Power-on Reset (POR), Power-up
Timer (PWRT), Oscillator Start-up
Timer (OST), Brown-out Reset (BOR),
and Parity Error Reset (PER)
9.4.1
POWER-ON RESET (POR)
A Power-on Reset pulse is generated on-chip when
VDD rise is detected (in the range of 1.6V to 1.8V). To
take advantage of the POR, just tie the MCLR pin
directly (or through a resistor) to VDD. This will
eliminate external RC components usually needed to
create a Power-on Reset. A maximum rise time for VDD
is required. See Electrical Specifications for details.
When the device starts normal operation (exits the
reset condition), device operating parameters (voltage,
frequency, temperature, etc.) must be met to ensure
operation. If these conditions are not met, the device
must be held in reset until the operating conditions are
met.
For additional information, refer to Application Note
AN607 “
Power-up Trouble Shooting.”
9.4.2
POWER-UP TIMER (PWRT)
The Power-up Timer provides a fixed 72 ms (nominal)
delay on power-up only, from POR or BOR. The
Power-up Timer operates on an internal RC oscillator.
The chip is kept in reset as long as PWRT is active. The
PWRT delay allows VDD to rise to an acceptable level.
A configuration bit, PWRTE can disable (if set) or
enable (if cleared or programmed) the Power-up Timer.
The Power-up Timer should always be enabled when
Brown-out Reset is enabled.
The power-up time delay will vary from chip to chip due
to VDD, temperature, and process variations. See DC
parameters for details.
9.4.3
OSCILLATOR START-UP TIMER (OST)
The Oscillator Start-Up Timer (OST) provides a 1024
oscillator cycle (from OSC1 input) delay after the
PWRT delay is over. This ensures that the crystal
oscillator or resonator has started and stabilized.
The OST time-out is invoked only for XT, LP, and HS
modes and only on Power-on Reset or wake-up from
SLEEP.
9.4.4
BROWN-OUT RESET (BOR)
PIC16C64X & PIC16C66X devices have on-chip
Brown-out Reset circuitry. A configuration bit, BODEN,
can disable (if clear/programmed) or enable (if set) the
Brown-out Reset circuitry. If VDD falls below 4.0V
(Parameter D005 in ES section) for greater than
parameter 35 in Table 12-6, the brown-out situation will
reset the chip. A reset is not guaranteed to occur if VDD
falls below 4.0V for less than parameter 35. The chip
will remain in Brown-out Reset until VDD rises above
BVDD. The Power-up Timer will now be invoked and will
keep the chip in reset an additional 72 ms. If VDD drops
below BVDD while the Power-up Timer is running, the
chip will go back into a Brown-out Reset and the
Power-up Timer will be initialized. Once VDD rises
above BVDD, the Power-up Timer will execute a 72 ms
time delay. The Power-up Timer should always be
enabled when Brown-out Reset is enabled. Figure 9-8
shows typical Brown-out situations.
FIGURE 9-8:
BROWN-OUT SITUATIONS
72 ms
BVDD Max.
BVDD Min.
VDD
Internal
Reset
BVDD Max.
BVDD Min.
VDD
Internal
Reset
72 ms
<72 ms
72 ms
BVDD Max.
BVDD Min.
VDD
Internal
Reset



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com