Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

DSD1796DBRG4 Datasheet(PDF) 16 Page - Texas Instruments

Part # DSD1796DBRG4
Description  24BIT 192KHZ SAMPLING ADVANCED SEGMENT AUDIO STEREO DIGITAL TO ANALOG CONVERTER
PDF  61 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

DSD1796DBRG4 Datasheet(HTML) 16 Page - Texas Instruments

Back Button DSD1796DBRG4 Datasheet HTML 12Page - Texas Instruments DSD1796DBRG4 Datasheet HTML 13Page - Texas Instruments DSD1796DBRG4 Datasheet HTML 14Page - Texas Instruments DSD1796DBRG4 Datasheet HTML 15Page - Texas Instruments DSD1796DBRG4 Datasheet HTML 16Page - Texas Instruments DSD1796DBRG4 Datasheet HTML 17Page - Texas Instruments DSD1796DBRG4 Datasheet HTML 18Page - Texas Instruments DSD1796DBRG4 Datasheet HTML 19Page - Texas Instruments DSD1796DBRG4 Datasheet HTML 20Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 61 page
background image
DSD1796
SLES101A – DECEMBER 2003 – REVISED NOVEMBER 2006
www.ti.com
16
AUDIO DATA INTERFACE
Audio Serial Interface
The audio interface port is a 3-wire serial port. It includes PLRCK (pin 4), PBCK (pin 6), and PDATA (pin 5). PBCK is the
serial audio bit clock, and it is used to clock the serial data present on PDATA into the serial shift register of the audio
interface. Serial data is clocked into the DSD1796 on the rising edge of PBCK. PLRCK is the serial audio left/right word
clock.
The DSD1796 requires the synchronization of PLRCK and the system clock, but does not need a specific phase relation
between PLRCK and the system clock.
If the relationship between PLRCK and the system clock changes more than
±6 PBCK, internal operation is initialized within
1/fS and analog outputs are forced to the bipolar zero level until resynchronization between PLRCK and the system clock
is completed.
PCM Audio Data Formats and Timing
The DSD1796 supports industry-standard audio data formats, including standard right-justified, I2S, and left-justified. The
data formats are shown in Figure 27. Data formats are selected using the format bits, FMT[2:0], in control register 18. The
default data format is 24-bit I2S. All formats require binary 2s complement, MSB-first audio data. Figure 26 shows a detailed
timing diagram for the serial audio interface.
PDATA
t(BCH)
1.4 V
PBCK
PLRCK
t(BCL)
t(LB)
t(BCY)
t(DS)
t(DH)
1.4 V
1.4 V
t(BL)
PARAMETERS
MIN
MAX
UNITS
t(BCY)
PBCK pulse cycle time
70
ns
t(BCL)
PBCK pulse duration, LOW
30
ns
t(BCH)
PBCK pulse duration, HIGH
30
ns
t(BL)
PBCK rising edge to PLRCK edge
10
ns
t(LB)
PLRCK edge to PBCK rising edge
10
ns
t(DS)
PDATA setup time
10
ns
t(DH)
PDATA hold time
10
ns
—
PLRCK clock data
50%
± 2 bit clocks
Figure 26. Timing of Audio Interface



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com