Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

DSD1796DBRG4 Datasheet(PDF) 36 Page - Texas Instruments

Part # DSD1796DBRG4
Description  24BIT 192KHZ SAMPLING ADVANCED SEGMENT AUDIO STEREO DIGITAL TO ANALOG CONVERTER
PDF  61 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

DSD1796DBRG4 Datasheet(HTML) 36 Page - Texas Instruments

Back Button DSD1796DBRG4 Datasheet HTML 32Page - Texas Instruments DSD1796DBRG4 Datasheet HTML 33Page - Texas Instruments DSD1796DBRG4 Datasheet HTML 34Page - Texas Instruments DSD1796DBRG4 Datasheet HTML 35Page - Texas Instruments DSD1796DBRG4 Datasheet HTML 36Page - Texas Instruments DSD1796DBRG4 Datasheet HTML 37Page - Texas Instruments DSD1796DBRG4 Datasheet HTML 38Page - Texas Instruments DSD1796DBRG4 Datasheet HTML 39Page - Texas Instruments DSD1796DBRG4 Datasheet HTML 40Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 61 page
background image
DSD1796
SLES101A – DECEMBER 2003 – REVISED NOVEMBER 2006
www.ti.com
36
Functions Available in the External Digital Filter Mode
The external digital filter mode is selected by setting DSD = 0 (register 20, B5) and DFTH = 1 (register 20. B4).
The external digital filter mode allows access to the majority of the DSD1796 mode control functions.
The following table shows the register mapping available when the external digital filter mode is selected, along with
descriptions of functions which are modified when using this mode selection.
B15
B14
B13
B12
B11
B10
B9
B8
B7
B6
B5
B4
B3
B2
B1
B0
Register 16
R/W
0
0
1
0
0
0
0
–
–
–
–
–
–
–
–
Register 17
R/W
0
0
1
0
0
0
1
–
–
–
–
–
–
–
–
Register 18
R/W
0
0
1
0
0
1
0
–
FMT2
FMT1
FMT0
–
–
–
–
Register 19
R/W
0
0
1
0
0
1
1
REV
–
–
OPE
–
DFMS
–
INZD
Register 20
R/W
0
0
1
0
1
0
0
–
SRST
0
1
MONO
CHSL
OS1
OS0
Register 21
R/W
0
0
1
0
1
0
1
–
–
–
–
–
–
–
PCMZ
Register 22
R
0
0
1
0
1
1
0
–
–
–
–
–
–
ZFGR
ZFGL
NOTE:
–: Function is disabled. No operation even if data bit is set
FMT[2:0]: Audio Data Format Selection
Default value: 000
FMT[2:0]
Audio Data Format Select
000
16-bit right-justified format (default)
001
20-bit right-justified format
010
24-bit right-justified format
Other
N/A
OS[1:0]: Delta-Sigma Modulator Oversampling Rate Selection
Default value: 00
OS[1:0]
Operation Speed Select
00
8 times WDCK (default)
01
4 times WDCK
10
16 times WDCK
11
Reserved
The effective oversampling rate is determined by the oversampling performed by both the external digital filter and the
delta-sigma modulator. For example, if the external digital filter is 8
× oversampling, and the user selects OS[1:0] = 00, then
the delta-sigma modulator oversamples by 8
×, resulting in an effective oversampling rate of 64×. The 16× WDCK
oversampling rate is not available above a 100-kHz sampling rate. If the oversampling rate selected is 16
× WDCK, the
system clock frequency must be over 256 fS.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com