Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

DSD1796DBRG4 Datasheet(PDF) 41 Page - Texas Instruments

Part # DSD1796DBRG4
Description  24BIT 192KHZ SAMPLING ADVANCED SEGMENT AUDIO STEREO DIGITAL TO ANALOG CONVERTER
PDF  61 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

DSD1796DBRG4 Datasheet(HTML) 41 Page - Texas Instruments

Back Button DSD1796DBRG4 Datasheet HTML 37Page - Texas Instruments DSD1796DBRG4 Datasheet HTML 38Page - Texas Instruments DSD1796DBRG4 Datasheet HTML 39Page - Texas Instruments DSD1796DBRG4 Datasheet HTML 40Page - Texas Instruments DSD1796DBRG4 Datasheet HTML 41Page - Texas Instruments DSD1796DBRG4 Datasheet HTML 42Page - Texas Instruments DSD1796DBRG4 Datasheet HTML 43Page - Texas Instruments DSD1796DBRG4 Datasheet HTML 44Page - Texas Instruments DSD1796DBRG4 Datasheet HTML 45Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 41 / 61 page
background image
DSD1796
SLES101A – DECEMBER 2003 – REVISED NOVEMBER 2006
www.ti.com
41
DSD MODE CONFIGURATION AND FUNCTION CONTROLS
Configuration for the DSD Interface Mode
The DSD interface mode is selected by setting DSD = 1 (register 20, B5).
B15
B14
B13
B12
B11
B10
B9
B8
B7
B6
B5
B4
B3
B2
B1
B0
Register 16
R/W
0
0
1
0
0
0
0
–
–
–
–
–
–
–
–
Register 17
R/W
0
0
1
0
0
0
1
–
–
–
–
–
–
–
–
Register 18
R/W
0
0
1
0
0
1
0
–
–
–
–
DMF1
DMF0
–
–
Register 19
R/W
0
0
1
0
0
1
1
REV
–
–
OPE
–
–
–
–
Register 20
R/W
0
0
1
0
1
0
0
–
SRST
1
–
MONO
CHSL
OS1
OS0
Register 21
R
0
0
1
0
1
0
1
–
–
–
–
–
DZ1
DZ0
–
Register 22
R
0
0
1
0
1
1
0
–
–
–
–
–
–
ZFGR
ZFGL
NOTE:
–: Function is disabled. No operation even if data bit is set
DMF[1:0]: Analog FIR Performance Selection
Default value: 00
DMF[1:0]
Analog-FIR Performance Select
00
FIR-1 (default)
01
FIR-2
10
FIR-3
11
FIR-4
Plots for the four analog FIR filter responses are shown in the ANALOG FIR FILTER PERFORMANCE IN DSD MODE
section of this data sheet.
OS[1:0]: Analog-FIR Operation-Speed Selection
Default value: 00
OS[1:0]
Operation Speed Select
00
fDBCK (default)
01
fDBCK/2
10
Reserved
11
fDBCK/4
The OS bit in the DSD mode is used to select the operating rate of the analog FIR. The OS bits must be set before setting
the DSD bit to 1.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com