LMV844MTSLASHNOPB datasheet(6/38 Pages) TI1

6 / 38 page

LMV841, LMV842, LMV844

LMV841-Q1, LMV842-Q1, LMV844-Q1

SNOSAT1H – OCTOBER 2006 – REVISED JULY 2016

www.ti.com

Product Folder Links: LMV841 LMV842 LMV844 LMV841-Q1 LMV842-Q1 LMV844-Q1

Submit Documentation Feedback

(1)

Electrical table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very

limited self-heating of the device.

(2)

Limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlations using

statistical quality control (SQC) method.

(3)

Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary

over time and will also depend on the application and configuration. The typical values are not tested and are not ensured on shipped

production material.

(4)

This parameter is ensured by design and/or characterization and is not tested in production.

(5)

Positive current corresponds to current flowing into the device.

(6)

The maximum power dissipation is a function of TJ(MAX), θJA, and TA. The maximum allowable power dissipation at any ambient

temperature is PD = (TJ(MAX) - TA) / θJA . All numbers apply for packages soldered directly onto a PCB.

(7)

Short circuit test is a momentary test.

(8)

Number specified is the slower of positive and negative slew rates.

6.6 Electrical Characteristics – 5 V

Unless otherwise specified, all limits are ensured for TA = 25°C, V

+ = 5 V, V− = 0 V, V

CM = V

+/2, and R

L > 10 MΩ to V

+/2.(1)

PARAMETER

TEST CONDITIONS

MIN(2)

TYP(3)

MAX(2)

UNIT

VOS

Input offset voltage

–500

±50

500

µV

at the temperature extremes

–800

800

TCVOS

Input offset voltage drift (4)

0.35

µV/°C

at the temperature extremes

–5

Input bias current (4) (5)

0.3

at the temperature extremes

300

IOS

Input offset current

CMRR

Common-mode rejection ratio

LMV841

≤ VCM ≤ 5V

112

at the temperature extremes

Common-mode rejection ratio

LMV842 and LMV844

≤ VCM ≤ 5V

106

at the temperature extremes

PSRR

Power supply rejection ratio

2.7V

≤ V+ ≤ 12V, VO =

V+/2

108

at the temperature extremes

CMVR

Input common-mode voltage

range

CMRR

≥ 50 dB, at the temperature extremes

–0.2

5.2

AVOL

Large signal voltage gain

RL = 2 kΩ

VO = 0.3V to 4.7V

100

125

at the temperature extremes

RL = 10 kΩ

VO = 0.2V to 4.8V

100

133

at the temperature extremes

Output swing high,

(measured from V+)

RL = 2 kΩ to V

+/2

100

at the temperature extremes

120

RL = 10 kΩ to V

+/2

at the temperature extremes

Output swing low,

(measured from V-)

RL = 2 kΩ to V

+/2

120

at the temperature extremes

140

RL = 10 kΩ to V

+/2

at the temperature extremes

Output short-circuit current (6) (7)

Sourcing VO = V

+/2

VIN = 100 mV

at the temperature extremes

Sinking VO = V

+/2

VIN = −100 mV

at the temperature extremes

Supply current

Per Channel

0.96

1.5

at the temperature extremes

Slew rate (8)

AV = +1, VO = 4 VPP

10% to 90%

2.5

V/µs

GBW

Gain bandwidth product

4.5

MHz

Φm

Phase margin

Deg

Input-referred voltage noise

f = 1 kHz

nV/

LMV844MT/NOPB Datasheet(PDF) 6 Page - Texas Instruments

LMV844MT/NOPB Datasheet(HTML) 6 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38

Datasheet Download

Link URL