GS2986 datasheet(18/41 Pages) SEMTECH

18 / 41 page

GS2986 Multi-Rate SDI Reclocker with Equalization &

De-emphasis

Data Sheet

52134 - 3

July 2012

18 of 41

The default peak-gain setting upon power-up is optimized for compensating the

high-frequency losses associated with approximately 10 inches of 5-mil stripline in FR4

material.

The EQn_EN pins are multiplexed with the serial host interface pins when pin HIF is tied high,

as shown in Table 4-2:

4.4 4:1 Input Mux

The GS2986 incorporates a 4:1 input mux, which allows the connection of four independent

streams of video/data. There are four differential inputs (DDI[3:0] / DDI[3:0]). The active channel

can be selected via the DDI_SEL[1:0] pins as shown in Table 4-3.

The DDI_SEL pins include internal pulldowns which pull the input voltage LOW if either pin is

unconnected. Active circuitry associated with the input buffers and trace EQ can only be turned

on for the selected input. Inputs which are not selected have their input buffers and trace EQs

turned OFF to save power. Unused inputs can be either left floating, or tied to VCC.

Table 4-1: Input Trace Equalization Operation

EQn_EN Setting

Trace Equalization

LOW

Low

HIGH

Medium

Table 4-2: EQn_EN Pins Multiplexed

Function

SDI/EQ0_EN

Active-high logic input to enable trace-equalization for high-speed input channel 0.

SDO/EQ1_EN

Active-high logic input to enable trace-equalization for high-speed input channel 1.

SCK/EQ2_EN

Active-high logic input to enable trace-equalization for high-speed input channel 2.

CS/EQ3_EN

Active-high logic input to enable trace-equalization for high-speed input channel 3.

Table 4-3: Input Selection Table

DDI_SEL[1:0]

Selected Input

DDI0

DDI1

DDI2

DDI3

GS2986 Datasheet(PDF) 18 Page - Semtech Corporation

GS2986 Datasheet(HTML) 18 Page - Semtech Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41

Datasheet Download

Link URL