MCP3914 datasheet(18/80 Pages) MICROCHIP

18 / 80 page

MCP3914

DS20005216A-page 18

 2013 Microchip Technology Inc.

3.1

ADC Differential Analog Inputs

(CHn+/CHn-)

The CHn+/- pins (n comprised between 0 and 7) are

the eight fully-differential analog voltage inputs for the

delta-sigma ADCs.

The linear and specified region of the channels are

dependent on the PGA gain. This region corresponds

to a differential voltage range of ±600 mV/GAIN with

VREF = 1.2V.

The maximum absolute voltage, with respect to AGND,

for each CHn+/- input pin is ±1V with no distortion, and

±2V with no breaking after continuous voltage. This

maximum absolute voltage is not proportional to the

VREF voltage.

3.2

Non-Inverting Reference Input,

Internal Reference Output

(REFIN+/OUT)

This pin is the non-inverting side of the differential

voltage reference input for all ADCs or the internal

voltage reference output.

When VREFEXT = 1, an external voltage reference

source can be used, and the internal voltage reference

is disabled. When using an external differential voltage

reference, it should be connected to its VREF+ pin.

When using an external single-ended reference, it

should be connected to this pin.

When VREFEXT = 0, the internal voltage reference is

enabled and connected to this pin through a switch.

This voltage reference has minimal drive capability and

thus needs proper buffering and bypass capacitances

(a 0.1 µF ceramic capacitor is sufficient in most cases),

if used as a voltage source.

If the voltage reference is only used as an internal

VREF, adding bypass capacitance on REFIN+/OUT is

not necessary for keeping ADC accuracy, but a minimal

0.1 µF ceramic capacitance can be connected to avoid

EMI/EMC susceptibility issues due to the antenna

created by the REFIN+/OUT pin if left floating.

3.3

Inverting Reference Input (REFIN-)

This pin is the inverting side of the differential voltage

reference input for all ADCs. When using an external

differential voltage reference, it should be connected to

its VREF- pin. When using an external single-ended

voltage reference, or when VREFEXT = 0 (default) and

using the internal voltage reference, the pin should be

directly connected to AGND.

3.4

Analog Power Supply (AVDD)

AVDD is the power supply voltage for the analog cir-

cuitry within the MCP3914. It is distributed on several

pins (pins 18 and 35). For optimal performance, con-

nect these pins together using a star connection, and

connect the appropriate bypass capacitors (typically a

10 µF in parallel with a 0.1 µF ceramic). AVDD should

be maintained between 2.7V and 3.6V for specified

operation.

To ensure proper functionality of the device, at least

one of these pins must be properly connected. To

ensure optimal performance of the device, all the pins

must be properly connected. If any of these pins are left

floating, the accuracy and noise specifications are not

ensured.

3.5

Analog Ground (AGND)

AGND is the ground reference voltage for the analog

circuitry within the MCP3914. It is distributed on several

pins (pins 17 and 36). For optimal performance, it is

recommended to connect these pins together using a

star connection, and to connect it to the same ground

node voltage as DGND, again preferably with a star

connection.

At least one of these pins need to be properly

connected to ensure proper functionality of the device.

All of these pins need to be properly connected to

ensure optimal performance of the device. If any of

these pins are left floating, the accuracy and noise

specifications are not ensured. If an analog ground

plane is available, it is recommended that these pins be

tied to this plane of the PCB. This plane should also

reference all other analog circuitry in the system.

3.6

Digital Power Supply (DVDD)

DVDD is the power supply voltage for the digital circuitry

within the MCP3914. It is distributed on several pins

(pins 20 and 33). For optimal performance, it is

recommended to connect these pins together using a

star connection and to connect appropriate bypass

capacitors (typically a 10 µF in parallel with a 0.1 µF

ceramic). DVDD should be maintained between 2.7V

and 3.6V for specified operation.

At least one of these pins need to be properly con-

nected to ensure proper functionality of the device. All

of these pins need to be properly connected to ensure

optimal performance of the device. If any of these pins

are left floating, the accuracy and noise specifications

are not ensured.

3.7

Digital Ground (DGND)

DGND is the ground reference voltage for the digital

circuitry within the MCP3914. It is distributed on several

pins: 21, 24 and 32. For optimal performance, connect

these pins together using a star connection and

connect it to the same ground node voltage as AGND,

again preferably with a star connection.

At least one of these pins need to be properly

connected to ensure proper functionality of the device.

All of these pins need to be properly connected to

ensure optimal performance of the device. If any of

these pins are left floating, the accuracy and noise

MCP3914 Datasheet(PDF) 18 Page - Microchip Technology

MCP3914 Datasheet(HTML) 18 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

Datasheet Download

Link URL