| Electronic Components Datasheet Search |
|
LE25S161 Datasheet(PDF) 26 Page - ON Semiconductor |
|
|
|||||||||||||||||||||||||||||
LE25S161 Datasheet(HTML) 26 Page - ON Semiconductor |
|
26 / 54 page ![]() LE25S161 www.onsemi.com 26 10-9. Chip Erase (CHE) Chip Erase is an operation that sets the memory cell data in all sectors to "1". "Figure 12. Chip Erase (CHE)" shows the timing waveforms. "Figure 34. Chip Erase Flowcharts" shows the flowcharts. The sequence of CHE operation : CS goes to low input CHE command (60h or C7h) CS goes to high (be executed by the rising CS edge) After the correct input sequence the internal erase operation is executed by the rising CS edge, and it is completed automatically by the control exercised by the internal timer (tSE). The end of erase operation can also be detected by status register (RDY). SCK SI High Impedance SO CS tCHE Self-timed Erase Cycle 60h / C7h 0 1 2 3 4 5 6 7 Mode3 Mode0 8CLK MSB Figure 12. Chip Erase (CHE) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |