Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

PCM2706PJT Datasheet(PDF) 22 Page - Texas Instruments

Click here to check the latest version.
Part # PCM2706PJT
Description  STEREO AUDIO DAC WITH USB INTERFACE, SINGLE-ENDED HEADPHONE OUTPUT AND S/PDF OUTPUT
PDF  33 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

PCM2706PJT Datasheet(HTML) 22 Page - Texas Instruments

Back Button PCM2706PJT Datasheet HTML 18Page - Texas Instruments PCM2706PJT Datasheet HTML 19Page - Texas Instruments PCM2706PJT Datasheet HTML 20Page - Texas Instruments PCM2706PJT Datasheet HTML 21Page - Texas Instruments PCM2706PJT Datasheet HTML 22Page - Texas Instruments PCM2706PJT Datasheet HTML 23Page - Texas Instruments PCM2706PJT Datasheet HTML 24Page - Texas Instruments PCM2706PJT Datasheet HTML 25Page - Texas Instruments PCM2706PJT Datasheet HTML 26Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 33 page
background image
PCM2704,PCM2705
PCM2706,PCM2707
SLES081A − JUNE 2003 – REVISED MAY 2004
www.ti.com
22
TIMING DIAGRAM
DT
CK
t(BUF)
t(D-SU)
t(D-HD)
Start
t(LOW)
t(S-HD)
t(CK-F)
t(CK-R)
t(HI)
Repeated Start
t(RS-SU)
t(RS-HD)
t(DT-F)
t(DT-R)
t(P-SU)
Stop
SYMBOL
PARAMETER
MIN
MAX
UNIT
f(CK)
CK clock frequency
100
kHz
t(BUF)
Bus free time between STOP and START condition
4.7
µs
t(LOW)
Low period of the CK clock
4.7
µs
t(HI)
High period of the CK clock
4
µs
t(RS-SU)
Setup time for START/repeated START condition
4.7
µs
t(S-HD)
t(RS-HD)
Hold time for START/repeated START condition
4
µs
t(D-SU)
Data setup time
250
ns
t(D-HD)
Data hold time
0
900
ns
t(CK-R)
Rise time of CK signal
20 + 0.1CB
1000
ns
t(CK-F)
Fall time of CK signal
20 + 0.1CB
1000
ns
t(DT-R)
Rise time of DT signal
20 + 0.1CB
1000
ns
t(DT-F)
Fall time of DT signal
20 + 0.1CB
1000
ns
t(P-SU)
Setup time for STOP condition
4
µs
CB
Capacitive load for DT and CK line
400
pF
VNH
Noise margin at HIGH level for each connected device (including hysteresis)
0.2 VDD
V
Figure 25. External ROM Read Interface Timing Requirements



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com