SC16C652 datasheet(25/41 Pages) PHILIPS

25 / 41 page

Philips Semiconductors

SC16C652

Dual UART with 32 bytes of transmit and receive FIFOs

Product data

Rev. 04 — 20 June 2003

25 of 41

9397 750 11634

[1]

Whenever any MSR bit 0-3 is set to logic 1, a Modem Status Interrupt will be generated.

7.9 Scratchpad Register (SPR)

The SC16C652 provides a temporary data register to store 8 bits of user information.

7.10 Enhanced Feature Register (EFR)

Enhanced features are enabled or disabled using this register.

Bits 0 through 4 provide single or dual character software ﬂow control selection.

When the Xon1 and Xon2 and/or Xoff1 and Xoff2 modes are selected, the double

8-bit words are concatenated into two sequential numbers.

MSR[1]

∆DSR [1]

Logic 0 = No DSR change (normal default condition).

Logic1=The DSR input to the SC16C652 has changed state

since the last time it was read. A modem Status Interrupt will be

generated.

MSR[0]

∆CTS [1]

Logic 0 = No CTS change (normal default condition).

Logic1=The CTS input to the

SC16C652 has changed state

since the last time it was read. A modem Status Interrupt will be

generated.

Table 22:

Modem Status Register bits description…continued

Bit

Symbol

Description

Table 23:

Enhanced Feature Register bits description

Bit

Symbol

Description

EFR[7]

Automatic CTS ﬂow control.

Logic0=Automatic CTS ﬂow control is disabled (normal default

condition).

Logic 1 = Enable Automatic CTS ﬂow control. Transmission will stop

when CTS goes to a logical 1. Transmission will resume when the CTS

pin returns to a logical 0.

EFR[6]

Automatic RTS ﬂow control. Automatic RTS may be used for hardware ﬂow

control by enabling EFR[6]. When Auto-RTS is selected, an interrupt will

be generated when the receive FIFO is ﬁlled to the programmed trigger

level and RTS will go to a logic 1 at the next trigger level. RTS will return to

a logic 0 when data is unloaded below the next lower trigger level

(programmed trigger level 1). The state of this register bit changes with the

status of the hardware ﬂow control. RTS functions normally when

hardware ﬂow control is disabled.

0 = Automatic RTS ﬂow control is disabled (normal default condition).

1 = Enable Automatic RTS ﬂow control.

SC16C652 Datasheet(PDF) 25 Page - NXP Semiconductors

SC16C652 Datasheet(HTML) 25 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41

Datasheet Download

Link URL