Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

LM9830 Datasheet(PDF) 36 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part # LM9830
Description  LM9830 36-Bit Color Document Scanner
PDF  45 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

LM9830 Datasheet(HTML) 36 Page - National Semiconductor (TI)

Back Button LM9830 Datasheet HTML 32Page - National Semiconductor (TI) LM9830 Datasheet HTML 33Page - National Semiconductor (TI) LM9830 Datasheet HTML 34Page - National Semiconductor (TI) LM9830 Datasheet HTML 35Page - National Semiconductor (TI) LM9830 Datasheet HTML 36Page - National Semiconductor (TI) LM9830 Datasheet HTML 37Page - National Semiconductor (TI) LM9830 Datasheet HTML 38Page - National Semiconductor (TI) LM9830 Datasheet HTML 39Page - National Semiconductor (TI) LM9830 Datasheet HTML 40Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 45 page
background image
36
http://www.national.com
An EPP read is shown in Figure 55. The handshaking for the
address cycle of a read is identical to the address cycle for a
write. The data cycle is as follows:
• The host takes STROBE high, indicating that the next operation
is a read.
• The host tristates D0-D7
• The host takes AUTOFEED low to request the first nibble from
the LM9830.
• The LM9830 places the first nibble on the ERROR, SELECT,
PE, and ACK pins.
• The LM9830 takes BUSY high to indicate the nibble is valid.
• The host latches the nibble on or after the rising edge of BUSY.
•The host takes AUTOFEED high to request the second nibble
from the LM9830.
• The LM9830 places the second nibble on the ERROR,
SELECT, PE, and ACK pins.
• The LM9830 takes BUSY low to indicate the nibble is valid.
• The host latches the nibble on or after the falling edge of BUSY.
Additional nibble reads will read from the last latched address
(useful for reading pixel data or the DataPort).
7.0 The Microprocessor Compatible Interface
In this interface the part is written to like a standard µP peripheral,
with RD (AUTOFEED), WR (STROBE), CS (INIT), ALE (SELEC-
TIN), and an 8 bit databus (D0-D7). This interface would be used
in a system where another interface (perhaps SCSI or FireWire)
was desired. Using the LM9830 in this application in a DMA
mode is relatively easy and efficient, because large blocks of
image data can easily be read through a series of RDs.
To enter the µP interface mode, the CMODE pin should be tied to
VD.
7.1 Writing to the Configuration Register (µP Mode)
The Configuration Register address is latched on the falling edge
of ALE. Data is written to that address on the rising edge of WR.
7.2 Reading From The Configuration Register (µP Mode)
The address is latched as in the previous example. For all modes
except DataPort operations, the LM9830 transmits the data at
that address on the following read. Additional nibble reads will
read from the last latched address (useful for reading pixel data).
7.3 Writing Data to the DataPort (µP Mode)
The DataPort is used to write the gamma table and the off-
set/gain coefficients to the LM9830 in a continuous stream. First,
write to register 3 to set what the data is (gamma or offset/gain)
and what color (red, green, or blue) the data is for. Then write to
registers 4 and 5 to set the initial address (usually 0), and the
R/W mode (W in this example). To write data to the DataPort,
send the Data address (6) to the DataPort followed by a serial
stream of data as shown in Figure 58. The DataPort Address
stored in registers 4 and 5 will be automatically incremented after
every write (if writing gamma data) or every second write (if writ-
ing offset/gain coefficient words).
7.4 Reading Data from the DataPort (µP Mode)
The gamma table and offset/gain coefficients can also be read
STROBE
AUTOFEED
BUSY
Addr
D0 - D7
Figure 55: Reading from the Configuration Register
(Nibble Mode)
SELECT IN
ERROR (D0, D4)
SELECT (D1, D5)
PE (D2, D6)
ACK (D3, D7)
D7-D4
D3-D0
CS (INIT)
RD (AUTO-
FEED)
Addr
D0 - D7
8-Bit Data
WR
(STROBE)
ALE
(SELECTIN)
Figure 56: Writing to the Configuration Register (µP)
CS (INIT)
RD (AUTO-
FEED)
Addr
D0 - D7
8-Bit Data
WR
(STROBE)
ALE
(SELECTIN)
Figure 57: Reading from the Configuration Register
(µP mode, except DataPort)
Figure 58: Writing to the Configuration Register (µP)
Datan
CS (INIT)
6
D0 - D7
WR
(STROBE)
ALE
(SELECTIN)
RD
(AUTOFEED)
Datan+1
Datan+2
D



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com