R5F11BLE datasheet(10/143 Pages) RENESAS

10 / 143 page

RL78/G1F

1. OUTLINE

R01DS0246EJ0110 Rev. 1.10

Page 10 of 140

Aug 12, 2016

1.4

Pin Identification

ANI0 to ANI7:

Analog input

PGAI:

PGA input

ANI16 to ANI24:

Analog input

PGAGND:

PGA input

ANO0, ANO1:

Analog output

RTC1HZ:

Real-time clock correction

AVREFM:

Analog reference voltage

clock (1 Hz) output

minus

RxD0 to RxD2:

Receive data

AVREFP:

Analog reference voltage

SCK00, SCK01, SCK10:

Serial clock input/output

plus

SCK11, SCK20, SCK21:

Serial clock input/output

EVDD0:

Power supply for port

SCLA0:

Serial clock input/output

EVSS0:

Ground for port

SCL00, SCL01, SCL10, SCL11: Serial clock output

EXCLK:

External clock input

SCL20,SCL21:

Serial clock output

(main system clock)

SDAA0:

Serial data input/output

EXCLKS:

External clock input

SDA00, SDA01, SDA10:

Serial data input/output

(subsystem clock)

SDA11, SDA20, SDA21:

Serial data input/output

INTP0 to INTP11:

External interrupt input

SI00, SI01, SI10, SI11:

Serial data input

IrRxD:

Receive Data for IrDA

SI20, SI21:

Serial data input

IrTxD:

Transmit Data for IrDA

SO00, SO01, SO10:

Serial data output

IVCMP0:

Comparator 0 input

SO11, SO20, SO21:

Serial data output

IVCMP10 to IVCMP13: Comparator 1 input /

SSI00:

Serial interface chip select input

reference input

TI00 to TI03:

Timer input

IVREF0:

Comparator 0 reference

TO00 to TO03:

Timer output

input

TRJO0:

Timer output

KR0 to KR7:

Key return

TOOL0:

Data input/output for tool

P00 to P06:

Port 0

TOOLRxD, TOOLTxD:

Data input/output for external device

P10 to P17:

Port 1

TRDCLK, TRGCLKA:

Timer external input clock

P20 to P27:

Port 2

TRGCLKB:

Timer external Input clock

P30, P31:

Port 3

TRDIOA0, TRDIOB0:

Timer input/output

P40 to P43:

Port 4

TRDIOC0, TRDIOD0:

Timer input/output

P50 to P55:

Port 5

TRDIOA1, TRDIOB1:

Timer input/output

P60 to P63:

Port 6

TRDIOC1, TRDIOD1:

Timer input/output

P70 to P77:

Port 7

TRGIOA, TRGIOB, TRJIO0:

Timer input/output

P120 to P124:

Port 12

TxD0 to TxD2:

Transmit data

P130, P137

Port 13

VCOUT0, VCOUT1:

Comparator output

P140, P141, P146,

Port 14

VDD:

Power supply

P147:

VSS:

Ground

PCLBUZ0, PCLBUZ1:

Programmable clock output/

X1, X2:

Crystal oscillator (main system clock)

buzzer output

XT1, XT2:

Crystal oscillator (subsystem clock)

REGC:

Regulator capacitance

RESET:

Reset

R5F11BLE Datasheet(PDF) 10 Page - Renesas Technology Corp

R5F11BLE Datasheet(HTML) 10 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL