Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

TMS320VC5471GHKA Datasheet(PDF) 37 Page - Texas Instruments

Part # TMS320VC5471GHKA
Description  Fixed-Point Digital Signal Processor
PDF  97 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TMS320VC5471GHKA Datasheet(HTML) 37 Page - Texas Instruments

Back Button TMS320VC5471GHKA Datasheet HTML 33Page - Texas Instruments TMS320VC5471GHKA Datasheet HTML 34Page - Texas Instruments TMS320VC5471GHKA Datasheet HTML 35Page - Texas Instruments TMS320VC5471GHKA Datasheet HTML 36Page - Texas Instruments TMS320VC5471GHKA Datasheet HTML 37Page - Texas Instruments TMS320VC5471GHKA Datasheet HTML 38Page - Texas Instruments TMS320VC5471GHKA Datasheet HTML 39Page - Texas Instruments TMS320VC5471GHKA Datasheet HTML 40Page - Texas Instruments TMS320VC5471GHKA Datasheet HTML 41Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 37 / 97 page
background image
DSP Subsystem Functional Overview
28
June 2001 – Revised December 2002
SPRS180C
The bits of the interrupt flag register (IFR) and interrupt mask register (IMR) are arranged as shown in
Figure 3–7. The function of each bit is described in Table 3–13.
15
14
13
12
11
10
9
8
Reserved
DMAC5
DMAC4
BXINT1/
DMAC3
BRINT1/
DMAC2
AINT
Reserved
7
65
43
21
0
DMAC1
DMAC0
BXINT0
BRINT0
TINT
Reserved
INT0
Figure 3–7. IFR and IMR Registers
Table 3–13. IFR and IMR Register Bit Fields
BIT
FUNCTION
NUMBER
NAME
FUNCTION
15–14
–
Reserved
13
DMAC5
DMA channel 5 interrupt flag/mask bit
12
DMAC4
DMA channel 4 interrupt flag/mask bit
11
BXINT1/DMAC3
McBSP1 transmit interrupt flag/mask bit
10
BRINT1/DMAC2
McBSP1 receive interrupt flag/mask bit
9
AINT
ARM-to-DSP interrupt flag/mask
8
–
Reserved
7
DMAC1
DMA channel 1 interrupt flag/mask bit
6
DMAC0
DMA channel 0 interrupt flag/mask bit
5
BXINT0
McBSP0 transmit interrupt flag/mask bit
4
BRINT0
McBSP0 receive interrupt flag/mask bit
3
TINT
Timer interrupt flag/mask bit
2–1
–
Reserved
0
INT0
External interrupt 0 flag/mask bit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com