Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

TMS320VC5471GHKA Datasheet(PDF) 61 Page - Texas Instruments

Part # TMS320VC5471GHKA
Description  Fixed-Point Digital Signal Processor
PDF  97 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TMS320VC5471GHKA Datasheet(HTML) 61 Page - Texas Instruments

Back Button TMS320VC5471GHKA Datasheet HTML 57Page - Texas Instruments TMS320VC5471GHKA Datasheet HTML 58Page - Texas Instruments TMS320VC5471GHKA Datasheet HTML 59Page - Texas Instruments TMS320VC5471GHKA Datasheet HTML 60Page - Texas Instruments TMS320VC5471GHKA Datasheet HTML 61Page - Texas Instruments TMS320VC5471GHKA Datasheet HTML 62Page - Texas Instruments TMS320VC5471GHKA Datasheet HTML 63Page - Texas Instruments TMS320VC5471GHKA Datasheet HTML 64Page - Texas Instruments TMS320VC5471GHKA Datasheet HTML 65Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 61 / 97 page
background image
Electrical Specifications
52
June 2001 – Revised December 2002
SPRS180C
6.6
Memory and Parallel I/O Interface Timing
6.6.1 Memory Read
Table 6–6 and Table 6–7 assume testing over recommended operating conditions with DSP_MSTRB = 0 and
H = 0.5tc(CO) (see Figure 6–4).
Table 6–6. Memory Read Timing Requirements†
MIN
MAX
UNIT
ta(A)M
Access time, read data access from address valid
2H–15‡
ns
ta(MSTRBL)
Access time, read data access from DSP_MSTRB low
2H–15‡
ns
tsu(D)R
Setup time, read data before DSP_CLKOUT low
4
ns
th(D)R
Hold time, read data after DSP_CLKOUT low
4
ns
th(A-D)R
Hold time, read data after address invalid
0
ns
th(D)MSTRBH Hold time, read data after DSP_MSTRB high
0
ns
† Address, DSP_PS, and DSP_DS timings are all included in timings referenced as address.
‡ This access timing reflects a zero wait-state timing.
Table 6–7. Memory Read Switching Characteristics†
PARAMETER
MIN
MAX
UNIT
td(CLKL-A)
Delay time, DSP_CLKOUT low to address valid§
1.5
11.5
ns
td(CLKH-A)
Delay time, DSP_CLKOUT high (transition) to address valid¶
1.5
11.5
ns
td(CLKL-MSL)
Delay time, DSP_CLKOUT low to DSP_MSTRB low
1.5
11.5
ns
td(CLKL-MSH)
Delay time, DSP_CLKOUT low to DSP_MSTRB high
1.5
11.5
ns
th(CLKL-A)R
Hold time, address valid after DSP_CLKOUT low§
1.5
11.5
ns
th(CLKH-A)R
Hold time, address valid after DSP_CLKOUT high¶
1.5
11.5
ns
† Address, DSP_PS, and DSP_DS timings are all included in timings referenced as address.
§ In the case of a memory read preceded by a memory read
¶ In the case of a memory read preceded by a memory write



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com