TMS320VC5471GHKA datasheet(95/97 Pages) TI

95 / 97 page

Electrical Specifications

June 2001 – Revised December 2002

SPRS180C

Table 6–40. SPI Rising Edge Timing Requirements

MIN

NOM

MAX

UNIT

td(ENRS–CLKH)

Delay time, Rising enable start active to first clock high

A – 3†

A†

A + 3†

td(CLKL–ENRE)

Delay time, Last clock low to rising enable end

A/2 – 3†

A/2†

A/2 + 3†

tw(ENRT)

Pulse duration, Rising enable toggle

A – 3†

A†

A + 3†

td(CLKL–DOV)

Delay time, Clock low to data out valid

tsu(DIV–CLKH)

Setup time, Data in valid to clock high

th(CLKH–DIIV)

Hold time, Clock high to data in invalid

† A = 4 x PTV x tc(ARM)

In this mode, all timing related activity for Data In and Enable is based on the falling edge of the SPI Clock.

The timing activity for Data Out will be based on the rising edge of the SPI clock.

MSB

LSB

Bit=31

Bit=32–total

MCUENO, 1 2,

(negative edge

triggered)

MCUENO, 1 2,

(positive edge

triggered)

(negative level

triggered)

MCUENO, 1 2,

triggered)

(positive level

CLKX_SPI

MCUDO

MCUDI

MSB

LSB

Bit=total–1

Bit=0

td(ENRS–CLKH)

td(CLKL–ENRE)

tw(ENRT)

th(CLKH–DIIV)

tsu(DIV–CLKH)

td(CLKL–DOV)

tc(SPI)

tw(SPI–H)

tw(SPI–L)

tr(SPI)

tf(SPI)

Figure 6–38. SPI Rising Edge Timings

TMS320VC5471GHKA Datasheet(PDF) 95 Page - Texas Instruments

TMS320VC5471GHKA Datasheet(HTML) 95 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97

Datasheet Download

Link URL