CS8952 datasheet(57/82 Pages) CIRRUS

57 / 82 page

CS8952

CrystalLAN™ 100BASE-X and 10BASE-T Transceiver

PMD Loopback

Read/Write 0

When set, the scrambled NRZI transmit data is con-

nected directly to the NRZI receive port on the

descrambler. The loopback includes all of the

100BASE-TX functionality except for the MLT-3

encoding/decoding and the analog line-interface

blocks. When clear, the CS8952 is configured for

normal operation.

Note: Setting Remote Loopback and PMD Loopback

simultaneously will cause neither loopback mode to

be entered, and should not be done.

Strip Preamble

Read/Write 0

When set this bit causes the 7 bytes of MAC pream-

ble to be stripped off of incoming 100 Mb/s frames.

The data received across the MII will begin with the 1

byte Start of Frame Delimiter (SFD).

Note: This bit is disabled, and writes to this bit are

ignored when the National Compatibility Mode bit of

the 10BASE-T Configuration Register (address 1Ch)

is set.

Alternate FDX CRS Read/Write 0

This bit changes the behavior of the CRS pin only in

the full-duplex (FDX) mode of operation. When set,

CRS will be asserted for transmit data only. When

clear, CRS will be asserted only for receive data.

Loopback Transmit

Disable

Read/Write 1

This bit controls whether loopback data is transmitted

onto the network. When set, any data transmitted

during PMD or ENDEC loopback mode will NOT be

transmitted onto the network. When clear, data will

be transmitted on the TX+/- pins as well as looped

back onto the MII pins.

Code Error Report

Select

Read/Write 0

When set, this bit causes code errors to be reported

by a value of 5h on RXD[3:0] and the assertion of

RX_ER.

When clear, this bit causes code errors to be

reported by a value of 6h on RXD[3:0] and the asser-

tion of RX_ER.

This bit is superseded by the Code Error Report

Enable bit.

Premature End

Error Report Select

Read/Write 0

When set, this bit causes premature end errors to be

reported by a value of 4h on RXD[3:0] and the asser-

tion of RX_ER.

When clear, this bit causes premature end errors to

be reported by a value of 6h on RXD[3:0] and the

assertion of RX_ER.

A premature end error is caused by the detection of

two IDLE symbols in the 100 Mb/s receive data

stream prior to the End of Stream Delimiter.

BIT

NAME

TYPE

RESET

DESCRIPTION

CS8952 Datasheet(PDF) 57 Page - Cirrus Logic

CS8952 Datasheet(HTML) 57 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

Datasheet Download

Link URL