CS8952 datasheet(29/82 Pages) CIRRUS

29 / 82 page

CS8952

CrystalLAN™ 100BASE-X and 10BASE-T Transceiver

specification, while the remaining registers provide

enhanced monitoring and control capabilities.

As many as 31 devices may share a single Manage-

ment Interface. A unique five-bit PHY address is

associated with each device, with all devices re-

sponding to PHY address 00000. The CS8952 de-

termines its PHY address at power-up or reset

through the PHYAD[4:0] pins.

4.5

MII Management Frame Structure

Frames transmitted through the MII Management

Interface have the following format (Table 6):

When the management interface is idle, the MDIO

signal will be tri-stated, and the MAC is required to

keep MDIO pulled to a logic ONE.

At the beginning of each transaction, the MAC will

typically send a sequence of 32 contiguous logic

ONE bits on MDIO with 32 corresponding clock

cycles on MDC to provide the CS8952 with a pat-

tern that it can use to establish synchronization.

Optionally, the CS8952 may be configured to oper-

ate without the preamble through bit 9 of the PCS

Sub-Layer Configuration Register (address 17h).

The Start of Frame is indicated by a 01 bit pattern.

TX_CLK

TX_EN

TXD[3:0]

TX_ER

Preamble/SFD

DATA

Figure 4. Transmission without errors

TX_CLK

TX_EN

TXD[3:0]

TX_ER

Preamble/SFD

DATA

HALT

Figure 5. Transmission with errors

Preamble

(32 bits)

Start of

Frame

(2 bits)

Opcode

(2 bits)

PHY

Address

(5 bits)

Address

(5 bits)

Turnaround

(2 bits)

Data

(16 bits)

Idle

Table 6. Format for Frame Transmitted through the MII Management Interface

CS8952 Datasheet(PDF) 29 Page - Cirrus Logic

CS8952 Datasheet(HTML) 29 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

Datasheet Download

Link URL