 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
PSOC4100S Datasheet(PDF) 31 Page - Cypress Semiconductor |
|
|
|||||||||||||||||||||||||||||
PSOC4100S Datasheet(HTML) 31 Page - Cypress Semiconductor |
|
|
31 / 42 page  PSoC® 4: PSoC 4100S Plus Datasheet Document Number: 002-19966 Rev. *F Page 31 of 42 Watch Crystal Oscillator (WCO) External Clock External Crystal Oscillator and PLL Table 35. External Crystal Oscillator (ECO) Specifications System Clock Table 33. WCO Specifications Spec ID# Parameter Description Min Typ Max Units Details / Conditions SID398 FWCO Crystal frequency – 32.768 – kHz SID399 FTOL Frequency tolerance – 50 250 ppm With 20-ppm crystal SID400 ESR Equivalent series resistance – 50 – kΩ SID401 PD Drive Level – – 1 µW SID402 TSTART Startup time – – 500 ms SID403 CL Crystal Load Capacitance 6 – 12.5 pF SID404 C0 Crystal Shunt Capacitance – 1.35 – pF SID405 IWCO1 Operating Current (high power mode) – – 8 uA Table 34. External Clock Specifications Spec ID Parameter Description Min Typ Max Units Details/Conditions SID305[13] ExtClkFreq External clock input frequency 0 – 48 MHz – SID306[13] ExtClkDuty Duty cycle; measured at VDD/2 45 – 55 % – Spec ID Parameter Description Min Typ Max Units Details/Conditions SID316[13] IECO1 External clock input frequency – – 1.5 mA – SID317[13] FECO Crystal frequency range 4 – 33 MHz – Table 36. PLL Specifications Spec ID# Parameter Description Min Typ Max Units Details / Conditions SID410 IDD_PLL_48 In = 3 MHz, Out = 48 MHz – 530 610 uA SID411 IDD_PLL_24 In = 3 MHz, Out = 24 MHz – 300 405 uA SID412 Fpllin PLL input frequency 1 – 48 MHz SID413 Fpllint PLL intermediate frequency; prescaler out 1 – 3MHz SID414 Fpllvco VCO output frequency before post-divide 22.5 – 104 MHz SID415 Divvco VCO Output post-divider range; PLL output frequency is Fpplvco/Divvco 1 – 8 SID416 Plllocktime Lock time at startup –– 250 µs SID417 Jperiod_1 Period jitter for VCO ≥ 67 MHz –– 150 ps Guaranteed by design SID416A Jperiod_2 Period jitter for VCO ≤ 67 MHz –– 200 ps Guaranteed by design Note 13. Guaranteed by characterization. Table 37. Block Specs Spec ID Parameter Description Min Typ Max Units Details/Conditions SID262[13] TCLKSWITCH System clock source switching time 3 – 4 Periods – |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
