PSOC4100S datasheet(18/42 Pages) CYPRESS

18 / 42 page

PSoC® 4: PSoC 4100S Plus

Datasheet

Document Number: 002-19966 Rev. *F

Page 18 of 42

XRES

SID73

TFALLS

Fall time in slow strong mode

–

3.3 V VDDD, Cload =

25 pF

SID74

FGPIOUT1

GPIO FOUT; 3.3 V  VDDD 5.5 V

Fast strong mode

––

MHz

90/10%, 25 pF load,

60/40 duty cycle

SID75

FGPIOUT2

GPIO FOUT; 1.71 VVDDD3.3 V

Fast strong mode

––

16.7

90/10%, 25 pF load,

60/40 duty cycle

SID76

FGPIOUT3

GPIO FOUT; 3.3 V VDDD 5.5 V

Slow strong mode

––

90/10%, 25 pF load,

60/40 duty cycle

SID245

FGPIOUT4

GPIO FOUT; 1.71 V VDDD 3.3 V

Slow strong mode.

––

3.5

90/10%, 25 pF load,

60/40 duty cycle

SID246

FGPIOIN

GPIO input operating frequency;

1.71 V

VDDD 5.5 V

–

90/10% VIO

Table 5. GPIO AC Specifications (continued)

(Guaranteed by Characterization)

Spec ID#

Parameter

Description

Min

Typ

Max

Units

Details/

Conditions

Note

5. Guaranteed by characterization.

Table 6. XRES DC Specifications

Spec ID#

Parameter

Description

Min

Typ

Max

Units

Details/

Conditions

SID77

VIH

Input voltage high threshold

0.7 × VDDD

––

CMOS Input

SID78

VIL

Input voltage low threshold

–

0.3

 VDDD

SID79

RPULLUP

Pull-up resistor

–

kΩ

–

SID80

CIN

Input capacitance

–

SID81[5]

VHYSXRES

Input voltage hysteresis

–

100

–

Typical hysteresis is

200 mV for VDD > 4.5 V

SID82

IDIODE

Current through protection diode

to VDD/VSS

––

100

µA

Table 7. XRES AC Specifications

Spec ID#

Parameter

Description

Min

Typ

Max

Units

Details/

Conditions

SID83[5]

TRESETWIDTH

Reset pulse width

–

µs

–

BID194[5]

TRESETWAKE

Wake-up time from reset release

–

2.7

–

PSOC4100S Datasheet(PDF) 18 Page - Cypress Semiconductor

PSOC4100S Datasheet(HTML) 18 Page - Cypress Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42

Datasheet Download

Link URL