| Electronic Components Datasheet Search |
|
PD64012 Datasheet(PDF) 7 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
PD64012 Datasheet(HTML) 7 Page - List of Unclassifed Manufacturers |
|
7 / 16 page ![]() PD64012 12-CHANNEL PoE MANAGER PIN PIN NAME PIN TYPE PIN DESCRIPTION 51. AGND Supply Analog ground 52. PORT_SENSE5 Analog I/O Channel current monitoring 53. VPORT_NEG4 Analog I/O Port 4 negative voltage feeding 54. PORT_SENSE4 Analog I/O Channel current monitoring 55. VPORT_NEG3 Analog I/O Port 3 negative voltage feeding 56. PORT_SENSE3 Analog I/O Channel current monitoring 57. PORT_SENSE2 Analog I/O Channel current monitoring 58. VPORT_NEG2 Analog I/O Port 2 negative voltage feeding 59. PORT_SENSE1 Analog I/O Channel current monitoring 60. VPORT_NEG1 Analog I/O Port 1 negative voltage feeding 61. PORT_SENSE0 Analog I/O Channel current monitoring 62. SENSE_NEG Analog I/O Port sense reference 63. VPORT_NEG0 Analog I/O Port 0 negative voltage feeding 64. Reserved TBD Not connected Functional Description ________ Operational Modes The PD64012 supports two main modes of operation, based on two different architectures, as described hereafter. The two modes are: Enhanced mode and Automatic mode. Enhanced mode – in this mode of operation, the PD64012s communicate with the PD63000 PoE MCU (dedicated MCU for Power over Ethernet tasks), through a Serial Parallel Interface (SPI) bus. In this mode, all PD64012s are directly connected to the PD63000 through the SPI, in slave mode. The MCU is used for additional Power over Ethernet features, such as: ♦ Legacy PDs detection (including Cisco discovery) ♦ Enhanced power management algorithms ♦ LED indicators support ♦ Port matrix control ♦ Communication protocol translator. The switch host CPU communicates with the PD63000, via an isolated I 2C or UART bus, as shown in Figure 3. PD64012 #00 PD64012 #01 PD64012 #10 PD64012 #11 MISO SCK MOSI I/O Opto Host CPU CS0_N CS1_N CS0_N CS1_N CS0_N CS1_N CS0_N CS1_N CS3 CS2 CS1 CS0 I2C or UART SPI Bus PD63000 PoE MCU Pull-down resistor Figure 3: Enhanced Mode www.powerdsine.com © PowerDsine 2003 Information in this document subject 06-0003-058 (Rev. 2.8) / 5 August 2004 to change without prior notice. 7 |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |