| Electronic Components Datasheet Search |
|
MPC755 Datasheet(PDF) 51 Page - Motorola, Inc |
|
|
|||||||||||||||||||||||||||||
MPC755 Datasheet(HTML) 51 Page - Motorola, Inc |
|
51 / 56 page ![]() MPC755 RISC Microprocessor Hardware Specifications, Rev. 6.1 Freescale Semiconductor 51 Document Revision History 3 Updated format and thermal resistance specifications of Table 4. Reformatted Tables 9, 10, 11, and 12. Added dimensions A3, D1, and E1 to Figures 18, 19, and 20. Revised Section 1.8.7 and Figure 25, removed Figure 26 and Table 19 (information now included in Figure 25). Reformatted Section 1.10. Clarified address bus and address attribute pull-up recommendations in Section 1.8.7. Clarified Table 2. Updated voltage sequencing requirements in Table 1 and removed Section 1.8.3. 4 Added 450 MHz speed bin. Changed Table 16 to show 450 MHz part in example. Added row for 433 and 450 MHz core frequencies to Table 17. In Section 1.8.8, revised the heat sink vendor list. In Section 1.8.8.2, revised the interface vendor list. 5 Added Note 6 to Table 10; clarification only as this information is already documented in the MPC750 RISC Microprocessor Family User’s Manual. Revised Figure 24 and Section 1.8.7. Corrected Process Identifier for 450 MHz part in Table 20. Added XPC755BRXnnnTx series to Table 21. 6 Removed 450 MHz speed grade throughout document. These devices are no longer supported for new designs; see Section 1.10.2 for more information. Relaxed voltage sequencing requirements in Notes 3 and 4 of Table 1. Corrected Note 2 of Table 7. Changed processor descriptor from ‘B’ to ‘C’ for 400 MHz devices and increased power specifications for full-power mode in Table 7. XPC755Bxx400LE devices are no longer produced and are documented in a separate part number specification; see Section 1.10.2 for more information. Increased power specifications for sleep mode for all speed grades in Table 7. Removed ‘Sleep Mode (PLL and DLL Disabled)—Typical’ specification from Table 7; this is no longer tested or characterized. Added Note 4 to Table 7. Revised L2 clock duty cycle specification in Table 11 and changed Note 7. Corrected Note 3 in Table 20. Replaced Table 21 and added Tables 22 and 23. 6.1 Document template update. Table 19. Document Revision History (continued) Rev. No. Substantive Change(s) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |