Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

LMX2572LP Datasheet(PDF) 68 Page - Texas Instruments

Click here to check the latest version.
Part # LMX2572LP
Description  2-GHz Low Power Wideband RF Synthesizer With FSK Modulation
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

LMX2572LP Datasheet(HTML) 68 Page - Texas Instruments

Back Button LMX2572LP Datasheet HTML 64Page - Texas Instruments LMX2572LP Datasheet HTML 65Page - Texas Instruments LMX2572LP Datasheet HTML 66Page - Texas Instruments LMX2572LP Datasheet HTML 67Page - Texas Instruments LMX2572LP Datasheet HTML 68Page - Texas Instruments LMX2572LP Datasheet HTML 69Page - Texas Instruments LMX2572LP Datasheet HTML 70Page - Texas Instruments LMX2572LP Datasheet HTML 71Page - Texas Instruments LMX2572LP Datasheet HTML 72Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 68 / 82 page
background image
1
2
3
4
5
6
7
8
9
1
0
3
0
2
9
2
8
2
7
2
6
2
5
2
4
2
3
2
2
2
1
C1
C2
R2
R3
C3
68
LMX2572LP
SNAS764 – MAY 2018
www.ti.com
Product Folder Links: LMX2572LP
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
To enable FSK I2S mode, set
•
INPIN_IGNORE = 0
•
FSK_MODE_SEL = 1 (FSK I2S)
•
FSK_EN = 1
8.1.9 Unused Pins
TI recommends to pull these pins low if they are not used:
•
Pin 5, SYNC
•
Pin 28, SysRefReq
•
Pin 30, RampClk
•
Pin 32, RampDir
8.1.10 External Loop Filter
The LMX2572LP requires an external loop filter that is application-specific and can be configured by PLLatinum
Sim. For the LMX2572LP, it matters what impedance is seen from the Vtune pin looking outwards. This
impedance is dominated by the component C3 for a third order filter or C1 for a second order filter. If there is at
least 1.5 nF for the capacitance that is shunt with this pin, the VCO phase noise will be close to the best it can
be. If there is less, the VCO phase noise in the 100-kHz to 1-MHz region will degrade. This capacitor should be
placed close to the Vtune pin.
Figure 167. External Loop Filter
8.1.11 Power-Up, Wake-Up Time
When the device comes out of the powered-down state, either by resuming the POWERDOWN bit to zero or by
pulling back CE pin HIGH (if it was powered down by CE pin), it takes time for the device to acquire lock again.
This wake-up time depends on LDO_DLY setting, loop bandwidth, and the state machine clock frequency (=
fOSCin / 2
CAL_CLK_DIV). If the loop bandwidth is greater than 20 kHz, the wake-up time could be adjusted to less
than 1.5 ms with the LDO_DLY setting listed in Table 141.
Table 141. LDO_DLY Setting
STATE MACHINE CLOCK
FREQUENCY
LDO_DLY
130 MHz
≤ f ≤ 200MHz
8
80 MHz
≤ f < 130 MHz
5
50 MHz
≤ f < 80 MHz
3
30 MHz
≤ f < 50 MHz
2
f < 30 MHz
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com