Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CF52012 Datasheet(PDF) 18 Page - Intel Corporation

Part # CF52012
Description  Quad-Serial Configuration
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

CF52012 Datasheet(HTML) 18 Page - Intel Corporation

Back Button CF52012 Datasheet HTML 14Page - Intel Corporation CF52012 Datasheet HTML 15Page - Intel Corporation CF52012 Datasheet HTML 16Page - Intel Corporation CF52012 Datasheet HTML 17Page - Intel Corporation CF52012 Datasheet HTML 18Page - Intel Corporation CF52012 Datasheet HTML 19Page - Intel Corporation CF52012 Datasheet HTML 20Page - Intel Corporation CF52012 Datasheet HTML 21Page - Intel Corporation CF52012 Datasheet HTML 22Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 48 page
background image
Table 14.
Status Register Bits
Bit
R/W
Default
Value
Name
Value
Description
7
R/W
0
None
6
R/W
0
BP3 (Block
Protect Bit)(9)
(10)
Table 15 on page 19 through Table 26 on page
24 list the protected area with reference to
the block protect bits.
Determine the area of
the memory protected
from being written or
erased unintentionally.
5
R/W
0
TB (Top/Bottom
Bit)
• 1=Protected area starts from the bottom of
the memory array.
• 0=Protected area starts from the top of the
memory array.
Determine that the
protected area starts
from the top or
bottom of the memory
array.
4
R/W
0
BP2(9)
Table 15 on page 19 through Table 26 on page
24 list the protected area with reference to
the block protect bits.
Determine the area of
the memory protected
from being written or
erased unintentionally.
3
BP1(9)
2
BP0(9)
1
R
0
WEL (Write
Enable Latch
Bit)
• 1=Allows the following operation to run:
— Write Bytes
— Write Status Register
— Erase Bulk
— Erase Die
— Erase Sector
• 0=Rejects the above mentioned operations.
Allows or rejects
certain operation to
run.
0
R
0
WIP (Write in
Progress Bit)
• 1=One of the following operation is in
progress:
— Write Status Register
— Write NVCR
— Write Bytes
— Erase
• 0=no write or erase cycle in progress
Indicates if there is a
command in progress.
1.6.1.1. Read Status Register Operation (05h)
Figure 1.
Read Status Operation Timing Diagram
nCS
DCLK
DATA0
DATA
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
7
6
5
4
3
2
1
0
7
2
1
0
7
6
5
4
3
Operation Code (05h)
MSB
MSB
Status Register Out
Status Register Out
High Impedance
(9) The erase bulk and erase die operation is only available when all the block protect bits are set
to 0. When any of the block protect bits are set to 1, the relevant area is protected from being
written by a write bytes operation or erased by an erase sector operation.
(10) Applicable for EPCQ64, EPCQ128, EPCQ256, and EPCQ512/A devices only.
1. Quad-Serial Configuration (EPCQ) Devices Datasheet
CF52012 | 2018.06.01
Quad-Serial Configuration (EPCQ) Devices Datasheet
18



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com