| Electronic Components Datasheet Search |
|
NT5CC128M8GP-EKB Datasheet(PDF) 158 Page - Nanya Technology Corporation. |
|
|
|||||||||||||||||||||||||||||
NT5CC128M8GP-EKB Datasheet(HTML) 158 Page - Nanya Technology Corporation. |
|
158 / 160 page ![]() Version 2.2 158 Nanya Technology Cooperation © 04/2019 All Rights Reserved. NTC Proprietary Level: Property DDR3(L) 1Gb SDRAM NT5CB(C)128M8GN / NT5CB(C)64M16GP Required time tVAC above VIH(AC) {below VIL(AC)} for DQ transition Slew Rate [V/ns] DDR3 DDR3L Unit 800/1066 800/1066/ 1333/1600 800/1066/ 1333/1600 1866 2133 1066 1066/ 1333/1600 1866 175mV [ps] 150mV[ps] 135mV [ps] 135mV [ps] 135 mV [ps] 160 mV [ps] 135 mV [ps] 130 mV [ps] > 2.0 75 105 113 93 73 165 113 95 ps 2.0 57 105 113 93 73 165 113 95 ps 1.5 50 80 90 70 50 138 90 73 ps 1.0 38 30 45 25 5 85 45 30 ps 0.9 34 13 30 Note Note 67 30 16 ps 0.8 29 Note 11 Note Note 45 11 Note ps 0.7 Note Note Note - - 16 Note - ps 0.6 Note Note Note - - Note Note - ps 0.5 Note Note Note - - Note Note - ps <0.5 Note Note Note - - Note Note - ps NOTE Rising input signal shall become equal to or greater than VIH(ac) level and falling input signal shall become equal to or less than VIL(ac) level. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |