| Electronic Components Datasheet Search |
|
AS3900 Datasheet(PDF) 36 Page - ams AG |
|
|
|||||||||||||||||||||||||||||
AS3900 Datasheet(HTML) 36 Page - ams AG |
|
36 / 59 page ![]() www.austriamicrosystems.com/RF-Transceivers/AS3900 Revision 1.00c 36 - 59 AS3900 Data Sheet - Detail ed Description 8.8 Data Frames 8.8.1 Frame Structure for Timer Controlled Packet Mode This Frame structure is always used during Pairing and Binding Modes. The maximum data length is 24 bytes and has to be reflected in the data length value given in the data length byte. ID, Cycle time and Random Generator Pointer are user defined. Table 30. Frame Structure Preamble ID Cycle-time/ RGN-pointer data length data CRC Table 31. Frame Structure Description Name Length (bytes) Value (Hex) Register The frame structure for all other transmission modes (streaming mode, not timer controlled modes etc.) are different and are described in the appropriate application notes. 8.8.2 Frame Structure for ACKNOWLEDGE (ACK) After data was received successfully (correct ID and no CRC error) ACK will be send. Table 32. Frame Structure Preamble ACK 3b If the received ID can not be found in ID list REG 0x08 to 0x1F and the reception was successful (CRC is O.K.) the interrupt dat_rtx is set, but no ACK is sent to the client. The MCU reads the ID from the id_new register REG 0x34 to 0x36. If the ID is confirmed (by MCU) then the MCU writes the new ID via SDI to the ID list REG 0x08 to 0x1F. 4b After the data is transmitted the Client enters the receive mode for the dedicated time (datarate x 3byte). If ACK was not received the interrupt ack_rtx is not generated. The Client transmit again data via the command TRANSMIT. The procedure is repeated at Step 2. MSB ──► data transmission direction ──► LSB 16 bits 24 bits 4 + 4bits 8 bits data from TX register maximum 192 bits 16 bits Preamble 2 bytes 0x0017 not accessible ID 3 bytes user defined (PPROM programmable) Main Register Bank REG 0x08, 0x09, 0x0A Cycle time 4 bits user defined; taken from the register in the client chip Shadow Register Bank, SREG 0x0C<7:5> RNG pointer 4 bits user defined; taken from the register in the client chip Shadow Register Bank, SREG 0x0C<4:0> Data length 5 bits user defined Main Bank REG 0x37<4:0> Status Bits 3 bits user defined Main Bank REG 0x37<7:5> Payload data 0 – 24 bytes user defined REG 0x38 (MSB) to REG 0x51 (LSB) CRC (CRC16) 2 bytes calculated from payload data Not accessible 16 bits 8bits Table 29. Scan / Reconnect / Pair Clients Step Master Client |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |