Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MCP2517FD Datasheet(PDF) 16 Page - Microchip Technology

Part # MCP2517FD
Description  External CAN FD Controller with SPI Interface
PDF  98 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MCP2517FD Datasheet(HTML) 16 Page - Microchip Technology

Back Button MCP2517FD Datasheet HTML 12Page - Microchip Technology MCP2517FD Datasheet HTML 13Page - Microchip Technology MCP2517FD Datasheet HTML 14Page - Microchip Technology MCP2517FD Datasheet HTML 15Page - Microchip Technology MCP2517FD Datasheet HTML 16Page - Microchip Technology MCP2517FD Datasheet HTML 17Page - Microchip Technology MCP2517FD Datasheet HTML 18Page - Microchip Technology MCP2517FD Datasheet HTML 19Page - Microchip Technology MCP2517FD Datasheet HTML 20Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 98 page
background image
MCP2517FD
DS20005688B-page 16
 2017-2018 Microchip Technology Inc.
REGISTER 3-1:
OSC – MCP2517FD OSCILLATOR CONTROL REGISTER
U-0
U-0
U-0
U-0
U-0
U-0
U-0
U-0
—
—
—
—
—
—
—
—
bit 31
bit 24
U-0
U-0
U-0
U-0
U-0
U-0
U-0
U-0
—
—
—
—
—
—
—
—
bit 23
bit 16
U-0
U-0
U-0
R-0
U-0
R-0
U-0
R-0
—
—
—SCLKRDY
—
OSCRDY
—
PLLRDY
bit 15
bit 8
U-0
R/W-1
R/W-1
R/W-0
U-0
HS/C-0
U-0
R/W-0
—
CLKODIV<1:0>
SCLKDIV( 1)
—OSCDIS( 2)
—PLLEN( 1)
bit 7
bit 0
Legend:
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
-n = Value at POR
‘1’ = Bit is set
‘0’ = Bit is cleared
x = Bit is unknown
bit 31-13
Unimplemented:
Read as ‘0’
bit 12
SCLKRDY:
Synchronized SCLKDIV bit
1
= SCLKDIV 1
0
= SCLKDIV 0
bit 11
Unimplemented:
Read as ‘0’
bit 10
OSCRDY:
Clock Ready
1
= Clock is running and stable
0
= Clock not ready or off
bit 9
Unimplemented:
Read as ‘0’
bit 8
PLLRDY:
PLL Ready
1
= PLL Locked
0
= PLL not ready
bit 7
Unimplemented:
Read as ‘0’
bit 6-5
CLKODIV<1:0>:
Clock Output Divisor
11
=CLKO is divided by 10
10
=CLKO is divided by 4
01
=CLKO is divided by 2
00
=CLKO is divided by 1
bit 4
SCLKDIV:
System Clock Divisor( 1)
1
= SCLK is divided by 2
0
= SCLK is divided by 1
bit 3
Unimplemented:
Read as ‘0’
bit 2
OSCDIS:
Clock (Oscillator) Disable( 2)
1
= Clock disabled, the device is in Sleep mode.
0
= Enable Clock
Note 1:
This bit can only be modified in Configuration mode.
2:
Clearing OSCDIS while in Sleep mode will wake-up the device and put it back in Configuration mode.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com