MWCT1004AFVLLPR datasheet(22/65 Pages) NXP

22 / 65 page

5.7 Standard input pin capacitance

Table 13. Standard input pin capacitance

Symbol

Description

Min.

Max.

Unit

CIN_D

Input capacitance: digital pins

—

NOTE

Please refer to External System Oscillator electrical

specifications for EXTAL/XTAL pins.

5.8 Device clock specifications

Table 14. Device clock specifications 1

Symbol

Description

Min.

Max.

Unit

High Speed run mode2

fSYS

System and core clock

—

112

MHz

fBUS

Bus clock

—

MHz

fFLASH

Flash clock

—

MHz

Normal run mode (MWCT101xS series) 3

fSYS

System and core clock

—

MHz

fBUS

Bus clock

—

404

MHz

fFLASH

Flash clock

—

26.67

MHz

VLPR mode5

fSYS

System and core clock

—

MHz

fBUS

Bus clock

—

MHz

fFLASH

Flash clock

—

MHz

fERCLK

External reference clock

—

MHz

1. Refer to the section Feature comparison for the availability of modes and other specifications.

2. Only available on some devices. See section Feature comparison.

3. With SPLL as system clock source.

4. 48 MHz when fSYS is 48 MHz

5. The frequency limitations in VLPR mode here override any frequency specification listed in the timing specification for any

other module.

I/O parameters

MWCT101XS Data Sheet, Rev. 3, 12/2019

NXP Semiconductors

MWCT1004AFVLLPR Datasheet(PDF) 22 Page - NXP Semiconductors

MWCT1004AFVLLPR Datasheet(HTML) 22 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65

Datasheet Download

Link URL