Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AM6421 Datasheet(PDF) 148 Page - Texas Instruments

Click here to check the latest version.
Part # AM6421
Description  AM64x Sitara Processors
PDF  237 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

AM6421 Datasheet(HTML) 148 Page - Texas Instruments

Back Button AM6421 Datasheet HTML 144Page - Texas Instruments AM6421 Datasheet HTML 145Page - Texas Instruments AM6421 Datasheet HTML 146Page - Texas Instruments AM6421 Datasheet HTML 147Page - Texas Instruments AM6421 Datasheet HTML 148Page - Texas Instruments AM6421 Datasheet HTML 149Page - Texas Instruments AM6421 Datasheet HTML 150Page - Texas Instruments AM6421 Datasheet HTML 151Page - Texas Instruments AM6421 Datasheet HTML 152Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 148 / 237 page
background image
NO.
(2)
PARAMETER
DESCRIPTION
MODE
(18)
MIN
MAX
MIN
MAX
UNIT
100 MHz
133 MHz
F7
td(clkL-be[x]nIV). Delay time, GPMC_CLK falling edge
to GPMC_BE0n_CLE, GPMC_BE1n
invalid
(12)
div_by_1_mode;
GPMC_FCLK_MUX;
TIMEPARAGRANULARITY_X1
-2.3+D
(3)
1.9+D -2.3+D
(3)
1.9+D
ns
F8
td(clkH-advn)
Delay time, output clock GPMC_CLK
rising edge to output address valid
and address latch enable
GPMC_ADVn_ALE transition
div_by_1_mode;
GPMC_FCLK_MUX;
TIMEPARAGRANULARITY_X1;
no extra_delay
-2.3+G
(6)
4.5+G -2.3+G
(6)
4.5+G
ns
F9
td(clkH-advnIV)
Delay time, output clock GPMC_CLK
rising edge to output address valid
and address latch enable
GPMC_ADVn_ALE invalid
div_by_1_mode;
GPMC_FCLK_MUX;
TIMEPARAGRANULARITY_X1;
no extra_delay
-2.3+D
(3)
4.5+D -2.3+D
(3)
4.5+D
ns
F10 td(clkH-oen)
Delay time, output clock GPMC_CLK
rising edge to output enable
GPMC_OEn_REn transition
div_by_1_mode;
GPMC_FCLK_MUX;
TIMEPARAGRANULARITY_X1;
no extra_delay
-2.3H
(7)
3.5+H -2.3+H
(7)
3.5+H
ns
F11 td(clkH-oenIV)
Delay time, output clock GPMC_CLK
rising edge to output enable
GPMC_OEn_REn invalid
div_by_1_mode;
GPMC_FCLK_MUX;
TIMEPARAGRANULARITY_X1;
no extra_delay
-2.3+E
(7)
3.5+E -2.3+E
(7)
3.5+E
ns
F14 td(clkH-wen)
Delay time, output clock GPMC_CLK
rising edge to output write enable
GPMC_WEn transition
div_by_1_mode;
GPMC_FCLK_MUX;
TIMEPARAGRANULARITY_X1;
no extra_delay
-2.3+I
(8)
4.5+I
-2.3+I
(8)
4.5+I
ns
F15 td(clkH-do)
Delay time, output clock GPMC_CLK
rising edge to output data
GPMC_AD[15:0] transition
(10)
div_by_1_mode;
GPMC_FCLK_MUX;
TIMEPARAGRANULARITY_X1
-2.3+J
(9)
2.7+J
-2.3+J
(9)
2.7+J
ns
F15 td(clkL-do)
Delay time, GPMC_CLK falling edge
to GPMC_AD[15:0] data bus
transition
(11)
div_by_1_mode;
GPMC_FCLK_MUX;
TIMEPARAGRANULARITY_X1
-2.3+J
(9)
2.7+J
-2.3+J
(9)
2.7+J
ns
F15 td(clkL-do).
Delay time, GPMC_CLK falling edge
to GPMC_AD[15:0] data bus
transition
(12)
div_by_1_mode;
GPMC_FCLK_MUX;
TIMEPARAGRANULARITY_X1
-2.3+J
(9)
2.7+J
-2.3+J
(9)
2.7+J
ns
F17 td(clkH-be[x]n)
Delay time, output clock GPMC_CLK
rising edge to output lower byte
enable and command latch enable
GPMC_BE0n_CLE transition
(10)
div_by_1_mode;
GPMC_FCLK_MUX;
TIMEPARAGRANULARITY_X1
-2.3+J
(9)
1.9+J
-2.3+J
(9)
1.9+J
ns
F17 td(clkL-be[x]n)
Delay time, GPMC_CLK falling edge
to GPMC_BE0n_CLE, GPMC_BE1n
transition
(11)
div_by_1_mode;
GPMC_FCLK_MUX;
TIMEPARAGRANULARITY_X1
-2.3+J
(9)
1.9+J
-2.3+J
(9)
1.9+J
ns
F17 td(clkL-be[x]n).
Delay time, GPMC_CLK falling edge
to GPMC_BE0n_CLE, GPMC_BE1n
transition
(12)
div_by_1_mode;
GPMC_FCLK_MUX;
TIMEPARAGRANULARITY_X1
-2.3+J
(9)
1.9+J
-2.3+J
(9)
1.9+J
ns
F18 tw(csnV)
Pulse duration, output chip select
GPMC_CSn[i] low
(13)
Read
0+A
0+A
ns
Write
0+A
0+A
ns
F19 tw(be[x]nV)
Pulse duration, output lower byte
enable and command latch enable
GPMC_BE0n_CLE, output upper byte
enable GPMC_BE1n low
Read
0+C
0+C
ns
Write
0+C
0+C
ns
F20 tw(advnV)
Pulse duration, output address valid
and address latch enable
GPMC_ADVn_ALE low
Read
0+K
0+K
ns
Write
0+K
0+K
ns
(1)
For single read: A = (CSRdOffTime - CSOnTime) × (TimeParaGranularity + 1) × GPMC_FCLK(15)
For burst read: A = (CSRdOffTime - CSOnTime + (n - 1) × PageBurstAccessTime) × (TimeParaGranularity + 1) × GPMC_FCLK(15)
For burst write: A = (CSWrOffTime - CSOnTime + (n - 1) × PageBurstAccessTime) × (TimeParaGranularity + 1) × GPMC_FCLK(15)
With n being the page burst access number.
(2)
B = ClkActivationTime × GPMC_FCLK(15)
(3)
For single read: D = (RdCycleTime - AccessTime) × (TimeParaGranularity + 1) × GPMC_FCLK(15)
AM6442, AM6441, AM6421
AM6412, AM6411
SPRSP56 – JANUARY 2021
www.ti.com
148
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: AM6442 AM6441 AM6421 AM6412 AM6411



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com