Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AM6421 Datasheet(PDF) 199 Page - Texas Instruments

Click here to check the latest version.
Part # AM6421
Description  AM64x Sitara Processors
PDF  237 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

AM6421 Datasheet(HTML) 199 Page - Texas Instruments

Back Button AM6421 Datasheet HTML 195Page - Texas Instruments AM6421 Datasheet HTML 196Page - Texas Instruments AM6421 Datasheet HTML 197Page - Texas Instruments AM6421 Datasheet HTML 198Page - Texas Instruments AM6421 Datasheet HTML 199Page - Texas Instruments AM6421 Datasheet HTML 200Page - Texas Instruments AM6421 Datasheet HTML 201Page - Texas Instruments AM6421 Datasheet HTML 202Page - Texas Instruments AM6421 Datasheet HTML 203Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 199 / 237 page
background image
7.10.5.16.6.1 PRU_ICSSG MDIO Timing
Table 7-103, Table 7-104, Table 7-105, and Figure 7-100 present timing conditions, requirements, and switching
characteristics for PRU_ICSSG MDIO.
Table 7-103. PRU_ICSSG MDIO Timing Conditions
PARAMETER
MIN
MAX
UNIT
INPUT CONDITIONS
SRI
Input slew rate
0.9
3.6
V/ns
OUTPUT CONDITIONS
CL
Output load capacitance
10
470
pF
Table 7-104. PRU_ICSSG MDIO Timing Requirements
see Figure 7-100
NO.
PARAMETER
MIN
MAX
UNIT
MDIO1 tsu(MDIO_MDC)
Setup time, MDIO[x]_MDIO valid before MDIO[x]_MDC high
90
ns
MDIO2 th(MDC_MDIO)
Hold time, MDIO[x]_MDIO valid after MDIO[x]_MDC high
0
ns
Table 7-105. PRU_ICSSG MDIO Switching Characteristics
see Figure 7-100
NO.
PARAMETER
MIN
MAX
UNIT
MDIO3 tc(MDC)
Cycle time, MDIO[x]_MDC
400
ns
MDIO4 tw(MDCH)
Pulse Duration, MDIO[x]_MDC high
160
ns
MDIO5 tw(MDCL)
Pulse Duration, MDIO[x]_MDC low
160
ns
MDIO7 td(MDC_MDIO)
Delay time, MDIO[x]_MDC low to MDIO[x]_MDIO valid
-150
150
ns
MDIO3
MDIO1
MDIO2
MDIO7
MDIO4
MDIO5
MDIO[x]_MDC
MDIO[x]_MDIO
(input)
MDIO[x]_MDIO
(output)
CPSW2G_MDIO_TIMING_01
Figure 7-100. PRU_ICSSG MDIO Timing Requirements and Switching Characteristics
7.10.5.16.6.2 PRU_ICSSG MII Timing
Note
In order to ensure the MII_G_RT I/O timing values published in the device data sheet, the
PRU_ICSSG ICSSGn_CORE_CLK (where n = 0 to 1) core clock must be configured for 200 MHz,
225 MHz, or 250 MHz and the TX_CLK_DELAYn (where n = 0 or 1) bit field in the ICSSG_TXCFG0/1
register must be set to 0h (default value).
Table 7-106, Table 7-107, Figure 7-101, Table 7-108, Figure 7-102, Table 7-109, Figure 7-103, Table 7-110, and
Figure 7-104 present timing conditions, requirements, and switching characteristics for PRU_ICSSG MII.
www.ti.com
AM6442, AM6441, AM6421
AM6412, AM6411
SPRSP56 – JANUARY 2021
Copyright © 2021 Texas Instruments Incorporated
Submit Document Feedback
199
Product Folder Links: AM6442 AM6441 AM6421 AM6412 AM6411



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com