Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AM6421 Datasheet(PDF) 201 Page - Texas Instruments

Click here to check the latest version.
Part # AM6421
Description  AM64x Sitara Processors
PDF  237 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

AM6421 Datasheet(HTML) 201 Page - Texas Instruments

Back Button AM6421 Datasheet HTML 197Page - Texas Instruments AM6421 Datasheet HTML 198Page - Texas Instruments AM6421 Datasheet HTML 199Page - Texas Instruments AM6421 Datasheet HTML 200Page - Texas Instruments AM6421 Datasheet HTML 201Page - Texas Instruments AM6421 Datasheet HTML 202Page - Texas Instruments AM6421 Datasheet HTML 203Page - Texas Instruments AM6421 Datasheet HTML 204Page - Texas Instruments AM6421 Datasheet HTML 205Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 201 / 237 page
background image
MII_RX_CLK
PMIR4
PMIR5
MII_RXD[3:0],
MII_RX_DV, MII_RX_ER
Figure 7-102. PRU_ICSSG MII[x]_RXD[3:0], MII[x]_RX_DV, and MII[x]_RX_ER Timing
Table 7-109. PRU_ICSSG MII Timing Requirements – MII[x]_TX_CLK
see Figure 7-103
NO.
PARAMETER
DESCRIPTION
MODE
MIN
MAX
UNIT
PMIT1 tc(TX_CLK)
Cycle time, MII[x]_TX_CLK
10 Mbps
399.96
400.04
ns
100 Mbps
39.996
40.004
ns
PMIT2 tw(TX_CLKH)
Pulse Duration, MII[x]_TX_CLK High
10 Mbps
140
260
ns
100 Mbps
14
26
ns
PMIT3 tw(TX_CLKL)
Pulse Duration, MII[x]_TX_CLK Low
10 Mbps
140
260
ns
100 Mbps
14
26
ns
MII_TX_CLK
PMIT2
PMIT3
PMIT1
Figure 7-103. PRU_ICSSG MII[x]_TX_CLK Timing
Table 7-110. PRU_ICSSG MII Switching Characteristics – MII[x]_TXD[3:0] and MII[x]_TX_EN
see Figure 7-104
NO.
PARAMETER
DESCRIPTION
MODE
MIN
MAX
UNIT
PMIT4
td(TX_CLK-TXD)
Delay time, MII[x]_TX_CLK High to MII[x]_TXD[3:0] valid
10 Mbps
0
25
ns
td(TX_CLK-TX_EN)
Delay time, MII[x]_TX_CLK to MII[x]_TX_EN valid
0
25
ns
td(TX_CLK-TXD)
Delay time, MII[x]_TX_CLK High to MII[x]_TXD[3:0] valid
100
Mbps
0
25
ns
td(TX_CLK-TX_EN)
Delay time, MII[x]_TX_CLK to MII[x]_TX_EN valid
0
25
ns
PMIT4
MII_TX_CLK
MII_TXD[3:0], MII_TX_EN
Figure 7-104. PRU_ICSSG MII[x]_TXD[3:0], MII[x]_TX_EN Timing
7.10.5.16.6.3 PRU_ICSSG RGMII Timing
Table 7-111, Table 7-112, Table 7-113, Figure 7-105, Table 7-114, Table 7-115, and Figure 7-106 present timing
conditions, requirements, and switching characteristics for PRU_ICSSG RGMII.
Table 7-111. PRU_ICSSG RGMII Timing Conditions
PARAMETER
MIN
MAX
UNIT
INPUT CONDITIONS
SRI
Input slew rate
2.65
5
V/ns
OUTPUT CONDITIONS
www.ti.com
AM6442, AM6441, AM6421
AM6412, AM6411
SPRSP56 – JANUARY 2021
Copyright © 2021 Texas Instruments Incorporated
Submit Document Feedback
201
Product Folder Links: AM6442 AM6441 AM6421 AM6412 AM6411



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com